mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-19 20:34:20 +08:00
arm64: dts: marvell: armada-37xx: add a crypto node
This patch adds a crypto node describing the EIP97 engine found in Armada 37xx SoCs. The cryptographic engine is enabled by default. Signed-off-by: Antoine Tenart <antoine.tenart@free-electrons.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
This commit is contained in:
parent
42a4a26bb4
commit
e2707a288c
@ -316,6 +316,20 @@
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
crypto: crypto@90000 {
|
||||||
|
compatible = "inside-secure,safexcel-eip97";
|
||||||
|
reg = <0x90000 0x20000>;
|
||||||
|
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
interrupt-names = "mem", "ring0", "ring1",
|
||||||
|
"ring2", "ring3", "eip";
|
||||||
|
clocks = <&nb_periph_clk 15>;
|
||||||
|
};
|
||||||
|
|
||||||
sdhci1: sdhci@d0000 {
|
sdhci1: sdhci@d0000 {
|
||||||
compatible = "marvell,armada-3700-sdhci",
|
compatible = "marvell,armada-3700-sdhci",
|
||||||
"marvell,sdhci-xenon";
|
"marvell,sdhci-xenon";
|
||||||
|
Loading…
Reference in New Issue
Block a user