mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-16 23:45:31 +08:00
ARM: dts: sun8i: V3/V3s/S3/S3L: add pinctrl for 8-bit parallel CSI
The CSI1 controller of V3/V3s/S3/S3L SoCs is used for parallel CSI. As we're going to add support for Pine64 SCC board, which uses 8-bit parallel CSI (and the MCLK output), add the pinctrl node of 8-bit CSI and MCLK to the DTSI file. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime@cerno.tech> Link: https://lore.kernel.org/r/20200923010122.148661-1-icenowy@aosc.io
This commit is contained in:
parent
90e048101f
commit
e174afa66e
@ -312,6 +312,20 @@
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
|
||||
/omit-if-no-ref/
|
||||
csi1_8bit_pins: csi1-8bit-pins {
|
||||
pins = "PE0", "PE2", "PE3", "PE8", "PE9",
|
||||
"PE10", "PE11", "PE12", "PE13", "PE14",
|
||||
"PE15";
|
||||
function = "csi";
|
||||
};
|
||||
|
||||
/omit-if-no-ref/
|
||||
csi1_mclk_pin: csi1-mclk-pin {
|
||||
pins = "PE1";
|
||||
function = "csi";
|
||||
};
|
||||
|
||||
i2c0_pins: i2c0-pins {
|
||||
pins = "PB6", "PB7";
|
||||
function = "i2c0";
|
||||
|
Loading…
Reference in New Issue
Block a user