korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2024-11-25 05:04:09 +08:00
Code Issues Packages Projects Releases Wiki Activity

RISC-V Devicetrees for v6.6-final

Browse Source 
A single fix for the Starfive VisionFive 2 platform so that chip select
 for SPI matches the vendor documentation.
 
 Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZSvaJQAKCRB4tDGHoIJi
 0sg6AQDQXrn1qqG+Gnq3uRl9on9KXf8xX16vcZrkzu+V8Qo2SgD/XnT8gJ5W3NwG
 y1XqbQ4HXIkhU1ETcanjL2zNL59IGgA=
 =IneL
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmUs8s8ACgkQYKtH/8kJ
 UidGMxAAu6zyC7SIxY8d3hAZmR4/3XgZIxCJtb71W/YJP8gpLBzQzrcbVPEcpFr+
 u1ZbjX8bHSHyPJNfEHUVadeySBJ/xs7WLE5ko+Fj07rwXGOIW/90FqOTwI9z4OJ4
 D80Li//jPCYTVxLnG6q9vFcv/GR+H7S1hjwxG8KRw/VS2z+4g6fRRFKXQzc0ZwJ6
 WFcfHOso2U+Es4UWe12J0VHHQ5Gxv7NwUoqmOAFZqvtNQwPxeTSQAS9XJbeFBCor
 xYlAiA1lbytrKVVR/m/7p9fihv3J2b4X2xsE+pTL3nnM2IGaEmFIZhfKf5b2RuhA
 MEEjEVrkrp5SQ6oPYW1pbUnqwjYyij/1CxzO2zO/fg1EjnFxEqlLhJOg445RHcFv
 /kzKwcRs998F8cw6lwL8Ir9UNQ2L2vG8yEwmzT2m3v37ZXdYECDywFfK0MBnzHHO
 P2hxrax6By+kKMYt9VvLy8DgXN67IQA3sVKiBcbuV3hKaLhL0js+Ig0cx3TVBq1Q
 YkKb3wQSX8NKVj9hctZBYYreyh3hLWnyTeD6HsA1zekYpr3rk6Xsnj7a3gPUE56D
 4i0OD4uYl0euwi50gq7CooB1gLPLpfsrHccS+BTaBIn/f9GwwqEfvOVMv6zkMyfB
 JU1hyHNhueC3PLapz+xhYG8a5TXK7h8yYmP1qpSzF03hE6MtyIw=
 =Vd1q
 -----END PGP SIGNATURE-----

Merge tag 'riscv-dt-for-v6.6-final' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/dt

RISC-V Devicetrees for v6.6-final

A single fix for the Starfive VisionFive 2 platform so that chip select
for SPI matches the vendor documentation.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

* tag 'riscv-dt-for-v6.6-final' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
  riscv: dts: starfive: visionfive 2: correct spi's ss pin
  riscv: dts: starfive: visionfive 2: Fix uart0 pins sort order
  riscv: dts: starfive: visionfive 2: Enable usb0
  riscv: dts: starfive: fix NOR flash reserved-data partition size

Link: https://lore.kernel.org/r/20231015-outmatch-tragedy-228f91d396b5@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-10-16 10:22:11 +02:00
commit e084a305aa
1 changed files with 27 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

53
arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
View File

@ -262,7 +262,7 @@
reg = <0x100000 0x400000>;
};
reserved-data@600000 {
reg = <0x600000 0x1000000>;
reg = <0x600000 0xa00000>;
};
};
};
@ -431,7 +431,7 @@
};
ss-pins {
pinmux = <GPIOMUX(48, GPOUT_SYS_SPI0_FSS,
pinmux = <GPIOMUX(49, GPOUT_SYS_SPI0_FSS,
GPOEN_ENABLE,
GPI_SYS_SPI0_FSS)>;
bias-disable;
@ -440,30 +440,6 @@
};
};
uart0_pins: uart0-0 {
tx-pins {
pinmux = <GPIOMUX(5, GPOUT_SYS_UART0_TX,
GPOEN_ENABLE,
GPI_NONE)>;
bias-disable;
drive-strength = <12>;
input-disable;
input-schmitt-disable;
slew-rate = <0>;
};
rx-pins {
pinmux = <GPIOMUX(6, GPOUT_LOW,
GPOEN_DISABLE,
GPI_SYS_UART0_RX)>;
bias-disable; /* external pull-up */
drive-strength = <2>;
input-enable;
input-schmitt-enable;
slew-rate = <0>;
};
};
tdm_pins: tdm-0 {
tx-pins {
pinmux = <GPIOMUX(44, GPOUT_SYS_TDM_TXD,
@ -497,6 +473,30 @@
input-enable;
};
};
uart0_pins: uart0-0 {
tx-pins {
pinmux = <GPIOMUX(5, GPOUT_SYS_UART0_TX,
GPOEN_ENABLE,
GPI_NONE)>;
bias-disable;
drive-strength = <12>;
input-disable;
input-schmitt-disable;
slew-rate = <0>;
};
rx-pins {
pinmux = <GPIOMUX(6, GPOUT_LOW,
GPOEN_DISABLE,
GPI_SYS_UART0_RX)>;
bias-disable; /* external pull-up */
drive-strength = <2>;
input-enable;
input-schmitt-enable;
slew-rate = <0>;
};
};
};
&tdm {
@ -513,6 +513,7 @@
&usb0 {
dr_mode = "peripheral";
status = "okay";
};
&U74_1 {