mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-13 23:24:05 +08:00
m68knommu: fix 5249 ColdFire UART setup
The ICR registers of the 5249 ColdFire processor are 8bits, not 32bits. Fix the read/write of these register to be the correct size. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
This commit is contained in:
parent
4ce2cba45a
commit
de1fc5c629
@ -51,11 +51,11 @@ static struct platform_device *m5249_devices[] __initdata = {
|
||||
static void __init m5249_uart_init_line(int line, int irq)
|
||||
{
|
||||
if (line == 0) {
|
||||
writel(MCFSIM_ICR_LEVEL6 | MCFSIM_ICR_PRI1, MCF_MBAR + MCFSIM_UART1ICR);
|
||||
writeb(MCFSIM_ICR_LEVEL6 | MCFSIM_ICR_PRI1, MCF_MBAR + MCFSIM_UART1ICR);
|
||||
writeb(irq, MCFUART_BASE1 + MCFUART_UIVR);
|
||||
mcf_setimr(mcf_getimr() & ~MCFSIM_IMR_UART1);
|
||||
} else if (line == 1) {
|
||||
writel(MCFSIM_ICR_LEVEL6 | MCFSIM_ICR_PRI2, MCF_MBAR + MCFSIM_UART2ICR);
|
||||
writeb(MCFSIM_ICR_LEVEL6 | MCFSIM_ICR_PRI2, MCF_MBAR + MCFSIM_UART2ICR);
|
||||
writeb(irq, MCFUART_BASE2 + MCFUART_UIVR);
|
||||
mcf_setimr(mcf_getimr() & ~MCFSIM_IMR_UART2);
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user