mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-30 23:54:04 +08:00
perf vendor events: Update metrics for Icelake
Based on TMA_metrics-full.csv version 4.3 at 01.org: https://download.01.org/perfmon/ Events are updated to version 1.12: https://download.01.org/perfmon/ICL Json files generated by the latest code at: https://github.com/intel/event-converter-for-linux-perf Tested: Not tested on an Icelake, on a SkylakeX: ... 9: Parse perf pmu format : Ok 10: PMU events : 10.1: PMU event table sanity : Ok 10.2: PMU event map aliases : Ok 10.3: Parsing of PMU event table metrics : Ok 10.4: Parsing of PMU event table metrics with fake PMUs : Ok ... Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Signed-off-by: Ian Rogers <irogers@google.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Andi Kleen <ak@linux.intel.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: James Clark <james.clark@arm.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: John Garry <john.garry@huawei.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Stephane Eranian <eranian@google.com> Cc: Zhengjun Xing <zhengjun.xing@linux.intel.com> Link: https://lore.kernel.org/r/20220201015858.1226914-16-irogers@google.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
This commit is contained in:
parent
4dd252721b
commit
dd7415ce88
File diff suppressed because it is too large
Load Diff
@ -1,85 +1,4 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all microcode FP assists.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -91,5 +10,93 @@
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
}
|
||||
]
|
@ -11,214 +11,6 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced DSB miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.DSB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x11",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering optimal number of Uops",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_OK",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced iTLB true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.ITLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x14",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "ICACHE_16B.IFDATA_STALL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity.",
|
||||
"SampleAfterValue": "500009",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x510006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x100206",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "DSB-to-MITE switch true penalty cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xab",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.STLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x15",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x504006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x502006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x500206",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 2 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -234,16 +26,76 @@
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"BriefDescription": "DSB-to-MITE switch true penalty cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"EventCode": "0xab",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced DSB miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x1",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.DSB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x11",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Number of retired Instructions that experienced a critical DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to the back-end as a result of the DSB miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced iTLB true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.ITLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x14",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.L1I_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x12",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
|
||||
@ -260,92 +112,6 @@
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_HIT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x520006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9C",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x501006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x508006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x500806",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -361,6 +127,96 @@
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x508006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x501006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x500206",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 2 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x510006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x100206",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x502006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -376,6 +232,203 @@
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x520006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x504006",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x500806",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.STLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x15",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "ICACHE_16B.IFDATA_STALL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity.",
|
||||
"SampleAfterValue": "500009",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_HIT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_MISS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_STALL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles DSB is delivering optimal number of Uops",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_OK",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering optimal number of Uops",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_OK",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MS_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x30"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of switches from DSB or MITE to the MS",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -390,18 +443,6 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x30"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_STALL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to IDQ while MS is busy",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -414,59 +455,6 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x30"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_64B.IFTAG_MISS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MS_CYCLES_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x30"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.L1I_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x12",
|
||||
"PEBS": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles DSB is delivering optimal number of Uops",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_OK",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -478,5 +466,32 @@
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9C",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
}
|
||||
]
|
@ -1,272 +1,452 @@
|
||||
[
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD",
|
||||
"BriefDescription": "Total pipeline cost of branch related instructions (used for program control-flow including function calls)",
|
||||
"MetricExpr": "100 * (( BR_INST_RETIRED.COND + 3 * BR_INST_RETIRED.NEAR_CALL + (BR_INST_RETIRED.NEAR_TAKEN - BR_INST_RETIRED.COND_TAKEN - 2 * BR_INST_RETIRED.NEAR_CALL) ) / TOPDOWN.SLOTS)",
|
||||
"MetricGroup": "Ret",
|
||||
"MetricName": "Branching_Overhead"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses)",
|
||||
"MetricExpr": "100 * (( 5 * IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE - INT_MISC.UOP_DROPPING ) / TOPDOWN.SLOTS) * ( (ICACHE_64B.IFTAG_STALL / CPU_CLK_UNHALTED.THREAD) + (ICACHE_16B.IFDATA_STALL / CPU_CLK_UNHALTED.THREAD) + (10 * BACLEARS.ANY / CPU_CLK_UNHALTED.THREAD) ) / #(( 5 * IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE - INT_MISC.UOP_DROPPING ) / TOPDOWN.SLOTS)",
|
||||
"MetricGroup": "BigFoot;Fed;Frontend;IcMiss;MemoryTLB",
|
||||
"MetricName": "Big_Code"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions Per Cycle (per Logical Processor)",
|
||||
"MetricGroup": "Summary",
|
||||
"MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD",
|
||||
"MetricGroup": "Ret;Summary",
|
||||
"MetricName": "IPC"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "UOPS_RETIRED.SLOTS / INST_RETIRED.ANY",
|
||||
"BriefDescription": "Uops Per Instruction",
|
||||
"MetricGroup": "Pipeline;Retire",
|
||||
"MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Pipeline;Ret;Retire",
|
||||
"MetricName": "UPI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"BriefDescription": "Instruction per taken branch",
|
||||
"MetricGroup": "Branches;FetchBW;PGO",
|
||||
"MetricName": "IpTB"
|
||||
"MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"MetricGroup": "Branches;Fed;FetchBW",
|
||||
"MetricName": "UpTB"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1 / (INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD)",
|
||||
"BriefDescription": "Cycles Per Instruction (per Logical Processor)",
|
||||
"MetricGroup": "Pipeline",
|
||||
"MetricExpr": "1 / (INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD)",
|
||||
"MetricGroup": "Pipeline;Mem",
|
||||
"MetricName": "CPI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD",
|
||||
"BriefDescription": "Per-Logical Processor actual clocks when the Logical Processor is active.",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD",
|
||||
"MetricGroup": "Pipeline",
|
||||
"MetricName": "CLKS"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)",
|
||||
"MetricExpr": "TOPDOWN.SLOTS",
|
||||
"MetricGroup": "TmaL1",
|
||||
"MetricName": "SLOTS"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of Physical Core issue-slots utilized by this Logical Processor",
|
||||
"MetricExpr": "TOPDOWN.SLOTS / ( TOPDOWN.SLOTS / 2 ) if #SMT_on else 1",
|
||||
"MetricGroup": "SMT",
|
||||
"MetricName": "Slots_Utilization"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "The ratio of Executed- by Issued-Uops",
|
||||
"MetricExpr": "UOPS_EXECUTED.THREAD / UOPS_ISSUED.ANY",
|
||||
"MetricGroup": "Cor;Pipeline",
|
||||
"MetricName": "Execute_per_Issue",
|
||||
"PublicDescription": "The ratio of Executed- by Issued-Uops. Ratio > 1 suggests high rate of uop micro-fusions. Ratio < 1 suggest high rate of \"execute\" at rename stage."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"BriefDescription": "Instructions Per Cycle (per physical core)",
|
||||
"MetricGroup": "SMT;TmaL1",
|
||||
"MetricGroup": "Ret;SMT;TmaL1",
|
||||
"MetricName": "CoreIPC"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ) / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"BriefDescription": "Floating Point Operations Per Cycle",
|
||||
"MetricGroup": "Flops",
|
||||
"MetricExpr": "( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ) / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"MetricGroup": "Ret;Flops",
|
||||
"MetricName": "FLOPc"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "UOPS_EXECUTED.THREAD / ( UOPS_EXECUTED.CORE_CYCLES_GE_1 / 2 )",
|
||||
"BriefDescription": "Actual per-core usage of the Floating Point execution units (regardless of the vector width)",
|
||||
"MetricExpr": "( (FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE) + (FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE) ) / ( 2 * CPU_CLK_UNHALTED.DISTRIBUTED )",
|
||||
"MetricGroup": "Cor;Flops;HPC",
|
||||
"MetricName": "FP_Arith_Utilization",
|
||||
"PublicDescription": "Actual per-core usage of the Floating Point execution units (regardless of the vector width). Values > 1 are possible due to Fused-Multiply Add (FMA) counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed)",
|
||||
"MetricGroup": "Pipeline;PortsUtil",
|
||||
"MetricExpr": "UOPS_EXECUTED.THREAD / (( UOPS_EXECUTED.CORE_CYCLES_GE_1 / 2 ) if #SMT_on else UOPS_EXECUTED.CORE_CYCLES_GE_1)",
|
||||
"MetricGroup": "Backend;Cor;Pipeline;PortsUtil",
|
||||
"MetricName": "ILP"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES",
|
||||
"BriefDescription": "Number of Instructions per non-speculative Branch Misprediction (JEClear)",
|
||||
"MetricGroup": "BrMispredicts",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Bad;BadSpec;BrMispredicts",
|
||||
"MetricName": "IpMispredict"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"BriefDescription": "Core actual clocks when any Logical Processor is active on the Physical Core",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"MetricGroup": "SMT",
|
||||
"MetricName": "CORE_CLKS"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_LOADS",
|
||||
"BriefDescription": "Instructions per Load (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_LOADS",
|
||||
"MetricGroup": "InsType",
|
||||
"MetricName": "IpLoad"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_STORES",
|
||||
"BriefDescription": "Instructions per Store (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_STORES",
|
||||
"MetricGroup": "InsType",
|
||||
"MetricName": "IpStore"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
|
||||
"MetricGroup": "Branches;InsType",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Branches;Fed;InsType",
|
||||
"MetricName": "IpBranch"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL",
|
||||
"BriefDescription": "Instructions per (near) call (lower number means higher occurrence rate)",
|
||||
"MetricGroup": "Branches",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL",
|
||||
"MetricGroup": "Branches;Fed;PGO",
|
||||
"MetricName": "IpCall"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"BriefDescription": "Instruction per taken branch",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"MetricGroup": "Branches;Fed;FetchBW;Frontend;PGO",
|
||||
"MetricName": "IpTB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Branch instructions per taken branch. ",
|
||||
"MetricGroup": "Branches;PGO",
|
||||
"MetricExpr": "BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"MetricGroup": "Branches;Fed;PGO",
|
||||
"MetricName": "BpTkBranch"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE )",
|
||||
"BriefDescription": "Instructions per Floating Point (FP) Operation (lower number means higher occurrence rate)",
|
||||
"MetricGroup": "Flops;FpArith;InsType",
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE )",
|
||||
"MetricGroup": "Flops;InsType",
|
||||
"MetricName": "IpFLOP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( (FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE) + (FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE) )",
|
||||
"MetricGroup": "Flops;InsType",
|
||||
"MetricName": "IpArith",
|
||||
"PublicDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate). May undercount due to FMA double counting. Approximated prior to BDW."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"MetricGroup": "Flops;FpScalar;InsType",
|
||||
"MetricName": "IpArith_Scalar_SP",
|
||||
"PublicDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate). May undercount due to FMA double counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"MetricGroup": "Flops;FpScalar;InsType",
|
||||
"MetricName": "IpArith_Scalar_DP",
|
||||
"PublicDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate). May undercount due to FMA double counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE )",
|
||||
"MetricGroup": "Flops;FpVector;InsType",
|
||||
"MetricName": "IpArith_AVX128",
|
||||
"PublicDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate). May undercount due to FMA double counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE )",
|
||||
"MetricGroup": "Flops;FpVector;InsType",
|
||||
"MetricName": "IpArith_AVX256",
|
||||
"PublicDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate). May undercount due to FMA double counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per FP Arithmetic AVX 512-bit instruction (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / ( FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE )",
|
||||
"MetricGroup": "Flops;FpVector;InsType",
|
||||
"MetricName": "IpArith_AVX512",
|
||||
"PublicDescription": "Instructions per FP Arithmetic AVX 512-bit instruction (lower number means higher occurrence rate). May undercount due to FMA double counting."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total number of retired Instructions, Sample with: INST_RETIRED.PREC_DIST",
|
||||
"MetricExpr": "INST_RETIRED.ANY",
|
||||
"BriefDescription": "Total number of retired Instructions",
|
||||
"MetricGroup": "Summary;TmaL1",
|
||||
"MetricName": "Instructions"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "LSD.UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)",
|
||||
"BriefDescription": "Average number of Uops issued by front-end when it issued something",
|
||||
"MetricExpr": "UOPS_ISSUED.ANY / cpu@UOPS_ISSUED.ANY\\,cmask\\=1@",
|
||||
"MetricGroup": "Fed;FetchBW",
|
||||
"MetricName": "Fetch_UpC"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop Cache)",
|
||||
"MetricGroup": "LSD",
|
||||
"MetricExpr": "LSD.UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)",
|
||||
"MetricGroup": "Fed;LSD",
|
||||
"MetricName": "LSD_Coverage"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDQ.DSB_UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)",
|
||||
"BriefDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)",
|
||||
"MetricGroup": "DSB;FetchBW",
|
||||
"MetricExpr": "IDQ.DSB_UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)",
|
||||
"MetricGroup": "DSB;Fed;FetchBW",
|
||||
"MetricName": "DSB_Coverage"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "L1D_PEND_MISS.PENDING / ( MEM_LOAD_RETIRED.L1_MISS + MEM_LOAD_RETIRED.FB_HIT )",
|
||||
"BriefDescription": "Actual Average Latency for L1 data-cache miss demand loads (in core cycles)",
|
||||
"MetricGroup": "MemoryBound;MemoryLat",
|
||||
"MetricName": "Load_Miss_Real_Latency"
|
||||
"BriefDescription": "Number of Instructions per non-speculative DSB miss",
|
||||
"MetricExpr": "INST_RETIRED.ANY / FRONTEND_RETIRED.ANY_DSB_MISS",
|
||||
"MetricGroup": "DSBmiss;Fed",
|
||||
"MetricName": "IpDSB_Miss_Ret"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of branches that are non-taken conditionals",
|
||||
"MetricExpr": "BR_INST_RETIRED.COND_NTAKEN / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Bad;Branches;CodeGen;PGO",
|
||||
"MetricName": "Cond_NT"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of branches that are taken conditionals",
|
||||
"MetricExpr": "BR_INST_RETIRED.COND_TAKEN / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Bad;Branches;CodeGen;PGO",
|
||||
"MetricName": "Cond_TK"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of branches that are CALL or RET",
|
||||
"MetricExpr": "( BR_INST_RETIRED.NEAR_CALL + BR_INST_RETIRED.NEAR_RETURN ) / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Bad;Branches",
|
||||
"MetricName": "CallRet"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of branches that are unconditional (direct or indirect) jumps",
|
||||
"MetricExpr": "(BR_INST_RETIRED.NEAR_TAKEN - BR_INST_RETIRED.COND_TAKEN - 2 * BR_INST_RETIRED.NEAR_CALL) / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricGroup": "Bad;Branches",
|
||||
"MetricName": "Jump"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of branches of other types (not individually covered by other metrics in Info.Branches group)",
|
||||
"MetricExpr": "1 - ( (BR_INST_RETIRED.COND_NTAKEN / BR_INST_RETIRED.ALL_BRANCHES) + (BR_INST_RETIRED.COND_TAKEN / BR_INST_RETIRED.ALL_BRANCHES) + (( BR_INST_RETIRED.NEAR_CALL + BR_INST_RETIRED.NEAR_RETURN ) / BR_INST_RETIRED.ALL_BRANCHES) + ((BR_INST_RETIRED.NEAR_TAKEN - BR_INST_RETIRED.COND_TAKEN - 2 * BR_INST_RETIRED.NEAR_CALL) / BR_INST_RETIRED.ALL_BRANCHES) )",
|
||||
"MetricGroup": "Bad;Branches",
|
||||
"MetricName": "Other_Branches"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Actual Average Latency for L1 data-cache miss demand load instructions (in core cycles)",
|
||||
"MetricExpr": "L1D_PEND_MISS.PENDING / ( MEM_LOAD_RETIRED.L1_MISS + MEM_LOAD_RETIRED.FB_HIT )",
|
||||
"MetricGroup": "Mem;MemoryBound;MemoryLat",
|
||||
"MetricName": "Load_Miss_Real_Latency",
|
||||
"PublicDescription": "Actual Average Latency for L1 data-cache miss demand load instructions (in core cycles). Latency may be overestimated for multi-load instructions - e.g. repeat strings."
|
||||
},
|
||||
{
|
||||
"MetricExpr": "L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES",
|
||||
"BriefDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)",
|
||||
"MetricGroup": "MemoryBound;MemoryBW",
|
||||
"MetricExpr": "L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES",
|
||||
"MetricGroup": "Mem;MemoryBound;MemoryBW",
|
||||
"MetricName": "MLP"
|
||||
},
|
||||
{
|
||||
"MetricConstraint": "NO_NMI_WATCHDOG",
|
||||
"MetricExpr": "( ITLB_MISSES.WALK_PENDING + DTLB_LOAD_MISSES.WALK_PENDING + DTLB_STORE_MISSES.WALK_PENDING ) / ( 2 * CPU_CLK_UNHALTED.DISTRIBUTED )",
|
||||
"BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses",
|
||||
"MetricGroup": "MemoryTLB",
|
||||
"MetricName": "Page_Walks_Utilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "64 * L1D.REPLACEMENT / 1000000000 / duration_time",
|
||||
"BriefDescription": "Average data fill bandwidth to the L1 data cache [GB / sec]",
|
||||
"MetricGroup": "MemoryBW",
|
||||
"MetricExpr": "64 * L1D.REPLACEMENT / 1000000000 / duration_time",
|
||||
"MetricGroup": "Mem;MemoryBW",
|
||||
"MetricName": "L1D_Cache_Fill_BW"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "64 * L2_LINES_IN.ALL / 1000000000 / duration_time",
|
||||
"BriefDescription": "Average data fill bandwidth to the L2 cache [GB / sec]",
|
||||
"MetricGroup": "MemoryBW",
|
||||
"MetricExpr": "64 * L2_LINES_IN.ALL / 1000000000 / duration_time",
|
||||
"MetricGroup": "Mem;MemoryBW",
|
||||
"MetricName": "L2_Cache_Fill_BW"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "64 * LONGEST_LAT_CACHE.MISS / 1000000000 / duration_time",
|
||||
"BriefDescription": "Average per-core data fill bandwidth to the L3 cache [GB / sec]",
|
||||
"MetricGroup": "MemoryBW",
|
||||
"MetricExpr": "64 * LONGEST_LAT_CACHE.MISS / 1000000000 / duration_time",
|
||||
"MetricGroup": "Mem;MemoryBW",
|
||||
"MetricName": "L3_Cache_Fill_BW"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "64 * OFFCORE_REQUESTS.ALL_REQUESTS / 1000000000 / duration_time",
|
||||
"BriefDescription": "Average per-core data access bandwidth to the L3 cache [GB / sec]",
|
||||
"MetricGroup": "MemoryBW;Offcore",
|
||||
"MetricExpr": "64 * OFFCORE_REQUESTS.ALL_REQUESTS / 1000000000 / duration_time",
|
||||
"MetricGroup": "Mem;MemoryBW;Offcore",
|
||||
"MetricName": "L3_Cache_Access_BW"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L1_MISS / INST_RETIRED.ANY",
|
||||
"BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads",
|
||||
"MetricGroup": "CacheMisses",
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L1_MISS / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "L1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L2_MISS / INST_RETIRED.ANY",
|
||||
"BriefDescription": "L1 cache true misses per kilo instruction for all demand loads (including speculative)",
|
||||
"MetricExpr": "1000 * L2_RQSTS.ALL_DEMAND_DATA_RD / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "L1MPKI_Load"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 cache true misses per kilo instruction for retired demand loads",
|
||||
"MetricGroup": "CacheMisses",
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L2_MISS / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;Backend;CacheMisses",
|
||||
"MetricName": "L2MPKI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1000 * ( ( OFFCORE_REQUESTS.ALL_DATA_RD - OFFCORE_REQUESTS.DEMAND_DATA_RD ) + L2_RQSTS.ALL_DEMAND_MISS + L2_RQSTS.SWPF_MISS ) / INST_RETIRED.ANY",
|
||||
"BriefDescription": "L2 cache misses per kilo instruction for all request types (including speculative)",
|
||||
"MetricGroup": "CacheMisses;Offcore",
|
||||
"MetricExpr": "1000 * ( ( OFFCORE_REQUESTS.ALL_DATA_RD - OFFCORE_REQUESTS.DEMAND_DATA_RD ) + L2_RQSTS.ALL_DEMAND_MISS + L2_RQSTS.SWPF_MISS ) / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses;Offcore",
|
||||
"MetricName": "L2MPKI_All"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L3_MISS / INST_RETIRED.ANY",
|
||||
"BriefDescription": "L2 cache misses per kilo instruction for all demand loads (including speculative)",
|
||||
"MetricExpr": "1000 * L2_RQSTS.DEMAND_DATA_RD_MISS / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "L2MPKI_Load"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 cache hits per kilo instruction for all demand loads (including speculative)",
|
||||
"MetricExpr": "1000 * L2_RQSTS.DEMAND_DATA_RD_HIT / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "L2HPKI_Load"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads",
|
||||
"MetricGroup": "CacheMisses",
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.L3_MISS / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "L3MPKI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / msr@tsc@",
|
||||
"BriefDescription": "Fill Buffer (FB) true hits per kilo instructions for retired demand loads",
|
||||
"MetricExpr": "1000 * MEM_LOAD_RETIRED.FB_HIT / INST_RETIRED.ANY",
|
||||
"MetricGroup": "Mem;CacheMisses",
|
||||
"MetricName": "FB_HPKI"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses",
|
||||
"MetricConstraint": "NO_NMI_WATCHDOG",
|
||||
"MetricExpr": "( ITLB_MISSES.WALK_PENDING + DTLB_LOAD_MISSES.WALK_PENDING + DTLB_STORE_MISSES.WALK_PENDING ) / ( 2 * CPU_CLK_UNHALTED.DISTRIBUTED )",
|
||||
"MetricGroup": "Mem;MemoryTLB",
|
||||
"MetricName": "Page_Walks_Utilization"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average CPU Utilization",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / msr@tsc@",
|
||||
"MetricGroup": "HPC;Summary",
|
||||
"MetricName": "CPU_Utilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC) * msr@tsc@ / 1000000000 / duration_time",
|
||||
"BriefDescription": "Measured Average Frequency for unhalted processors [GHz]",
|
||||
"MetricExpr": "(CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC) * msr@tsc@ / 1000000000 / duration_time",
|
||||
"MetricGroup": "Summary;Power",
|
||||
"MetricName": "Average_Frequency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "( ( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ) / 1000000000 ) / duration_time",
|
||||
"BriefDescription": "Giga Floating Point Operations Per Second",
|
||||
"MetricGroup": "Flops;HPC",
|
||||
"MetricExpr": "( ( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ) / 1000000000 ) / duration_time",
|
||||
"MetricGroup": "Cor;Flops;HPC",
|
||||
"MetricName": "GFLOPs"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC",
|
||||
"BriefDescription": "Average Frequency Utilization relative nominal frequency",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "Turbo_Utilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_DISTRIBUTED",
|
||||
"BriefDescription": "Fraction of Core cycles where the core was running with power-delivery for baseline license level 0",
|
||||
"MetricExpr": "CORE_POWER.LVL0_TURBO_LICENSE / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "Power_License0_Utilization",
|
||||
"PublicDescription": "Fraction of Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of Core cycles where the core was running with power-delivery for license level 1",
|
||||
"MetricExpr": "CORE_POWER.LVL1_TURBO_LICENSE / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "Power_License1_Utilization",
|
||||
"PublicDescription": "Fraction of Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of Core cycles where the core was running with power-delivery for license level 2 (introduced in SKX)",
|
||||
"MetricExpr": "CORE_POWER.LVL2_TURBO_LICENSE / CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "Power_License2_Utilization",
|
||||
"PublicDescription": "Fraction of Core cycles where the core was running with power-delivery for license level 2 (introduced in SKX). This includes high current AVX 512-bit instructions."
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Fraction of cycles where both hardware Logical Processors were active",
|
||||
"MetricExpr": "1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_DISTRIBUTED if #SMT_on else 0",
|
||||
"MetricGroup": "SMT",
|
||||
"MetricName": "SMT_2T_Utilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD:k / CPU_CLK_UNHALTED.THREAD",
|
||||
"BriefDescription": "Fraction of cycles spent in the Operating System (OS) Kernel mode",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD_P:k / CPU_CLK_UNHALTED.THREAD",
|
||||
"MetricGroup": "OS",
|
||||
"MetricName": "Kernel_Utilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "64 * ( arb@event\\=0x81\\,umask\\=0x1@ + arb@event\\=0x84\\,umask\\=0x1@ ) / 1000000 / duration_time / 1000",
|
||||
"BriefDescription": "Cycles Per Instruction for the Operating System (OS) Kernel mode",
|
||||
"MetricExpr": "CPU_CLK_UNHALTED.THREAD_P:k / INST_RETIRED.ANY_P:k",
|
||||
"MetricGroup": "OS",
|
||||
"MetricName": "Kernel_CPI"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]",
|
||||
"MetricGroup": "HPC;MemoryBW;SoC",
|
||||
"MetricExpr": "64 * ( arb@event\\=0x81\\,umask\\=0x1@ + arb@event\\=0x84\\,umask\\=0x1@ ) / 1000000 / duration_time / 1000",
|
||||
"MetricGroup": "HPC;Mem;MemoryBW;SoC",
|
||||
"MetricName": "DRAM_BW_Use"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u",
|
||||
"BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u",
|
||||
"MetricGroup": "Branches;OS",
|
||||
"MetricName": "IpFarBranch"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_core@c3\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C3 residency percent per core",
|
||||
"MetricExpr": "(cstate_core@c3\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C3_Core_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_core@c6\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C6 residency percent per core",
|
||||
"MetricExpr": "(cstate_core@c6\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C6_Core_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_core@c7\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C7 residency percent per core",
|
||||
"MetricExpr": "(cstate_core@c7\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C7_Core_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_pkg@c2\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C2 residency percent per package",
|
||||
"MetricExpr": "(cstate_pkg@c2\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C2_Pkg_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_pkg@c3\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C3 residency percent per package",
|
||||
"MetricExpr": "(cstate_pkg@c3\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C3_Pkg_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_pkg@c6\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C6 residency percent per package",
|
||||
"MetricExpr": "(cstate_pkg@c6\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C6_Pkg_Residency"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(cstate_pkg@c7\\-residency@ / msr@tsc@) * 100",
|
||||
"BriefDescription": "C7 residency percent per package",
|
||||
"MetricExpr": "(cstate_pkg@c7\\-residency@ / msr@tsc@) * 100",
|
||||
"MetricGroup": "Power",
|
||||
"MetricName": "C7_Pkg_Residency"
|
||||
}
|
||||
|
@ -1,15 +1,27 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
|
||||
"BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0xA3",
|
||||
"EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX line had a cache conflict.",
|
||||
"SampleAfterValue": "100003",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x6"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
|
||||
@ -23,18 +35,86 @@
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that was not supplied by the L3 cache.",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00001",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_EVENTS",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MEM",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution successfully committed",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times HLE commit succeeded.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution started.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times we entered an HLE region. Does not count nested transactions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of machine clears due to memory ordering conflicts.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x80",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "1009",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
@ -54,105 +134,51 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that was not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00010",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x100",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "503",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MEM",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x20",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an instruction execution caused the transactional nest count supported to be exceeded",
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0x5d",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x4",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts Unfriendly TSX abort triggered by a nest count that is too deep.",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0x5d",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts Unfriendly TSX abort triggered by a vzeroupper instruction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where data return is pending for a Demand Data Read request who miss L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x60",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00002",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
@ -172,93 +198,45 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed",
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x40",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times RTM commit succeeded.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "2003",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_EVENTS",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x8",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "50021",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution successfully committed",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times HLE commit succeeded.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of machine clears due to memory ordering conflicts.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that was not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.STREAMING_WR.L3_MISS",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00800",
|
||||
"MSRValue": "0x3FFFC00004",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
@ -267,25 +245,58 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_READ",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand data reads that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.OTHER.L3_MISS",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC08000",
|
||||
"MSRValue": "0x3FFFC00001",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00002",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00400",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00010",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
@ -309,222 +320,58 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand Data Read requests who miss L3 cache",
|
||||
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.OTHER.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC08000",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.STREAMING_WR.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00800",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data read requests that miss the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Demand Data Read requests who miss L3 cache.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
|
||||
"BriefDescription": "Cycles where at least one demand data read request known to have missed the L3 cache is pending.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0xA3",
|
||||
"EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x60",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Cycles where at least one demand data read request known to have missed the L3 cache is pending. Note that this does not capture all elapsed cycles while requests are outstanding - only cycles from when the requests were known to have missed the L3 cache.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_EVENTS",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution started.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times we entered an HLE region. Does not count nested transactions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x4",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100003",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x80",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "1009",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times we could not allocate Lock Buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x8",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "50021",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x100",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "503",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"SampleAfterValue": "1000003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x6"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x40",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "2003",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x20",
|
||||
"PEBS": "2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100007",
|
||||
"TakenAlone": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEM",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00400",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FFFC00004",
|
||||
"Offcore": "1",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted.",
|
||||
@ -537,6 +384,61 @@
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_EVENTS",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEM",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times RTM commit succeeded.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution started.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -549,14 +451,99 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0xc8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
|
||||
"EventCode": "0x5d",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
|
||||
"PublicDescription": "Counts Unfriendly TSX abort triggered by a vzeroupper instruction.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an instruction execution caused the transactional nest count supported to be exceeded",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3,4,5,6,7",
|
||||
"EventCode": "0x5d",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"PEBScounters": "0,1,2,3,4,5,6,7",
|
||||
"PublicDescription": "Counts Unfriendly TSX abort triggered by a nest count that is too deep.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_READ",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX line had a cache conflict.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
@ -570,5 +557,17 @@
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of times we could not allocate Lock Buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x40"
|
||||
}
|
||||
]
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,38 +1,14 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"BriefDescription": "Loads that miss the DTLB and hit the STLB.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xBD",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100007",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xBD",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
|
||||
"SampleAfterValue": "100007",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
@ -49,16 +25,28 @@
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
|
||||
@ -73,16 +61,28 @@
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stores that miss the DTLB and hit the STLB.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
|
||||
@ -97,30 +97,6 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stores that miss the DTLB and hit the STLB.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -134,16 +110,16 @@
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0xe"
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
|
||||
@ -157,6 +133,18 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -169,30 +157,6 @@
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
|
||||
"CollectPEBSRecord": "2",
|
||||
@ -207,39 +171,75 @@
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Loads that miss the DTLB and hit the STLB.",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "ITLB_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xBD",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100007",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0xBD",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
|
||||
"SampleAfterValue": "100007",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x08",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
|
||||
"CollectPEBSRecord": "2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_PENDING",
|
||||
"PEBScounters": "0,1,2,3",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"Speculative": "1",
|
||||
"UMask": "0x10"
|
||||
}
|
||||
]
|
Loading…
Reference in New Issue
Block a user