mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-02 00:24:12 +08:00
ASoC: tas2764: Add IRQ handling
Add an IRQ handler which logs detected faults (but doesn't do anything else). Signed-off-by: Martin Povišer <povik+lin@cutebit.org> Link: https://lore.kernel.org/r/20220825140241.53963-5-povik+lin@cutebit.org Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
f5ad67f136
commit
dae191fb95
@ -31,6 +31,7 @@ struct tas2764_priv {
|
||||
struct gpio_desc *sdz_gpio;
|
||||
struct regmap *regmap;
|
||||
struct device *dev;
|
||||
int irq;
|
||||
|
||||
int v_sense_slot;
|
||||
int i_sense_slot;
|
||||
@ -39,6 +40,57 @@ struct tas2764_priv {
|
||||
bool unmuted;
|
||||
};
|
||||
|
||||
static const char *tas2764_int_ltch0_msgs[8] = {
|
||||
"fault: over temperature", /* INT_LTCH0 & BIT(0) */
|
||||
"fault: over current",
|
||||
"fault: bad TDM clock",
|
||||
"limiter active",
|
||||
"fault: PVDD below limiter inflection point",
|
||||
"fault: limiter max attenuation",
|
||||
"fault: BOP infinite hold",
|
||||
"fault: BOP mute", /* INT_LTCH0 & BIT(7) */
|
||||
};
|
||||
|
||||
static const unsigned int tas2764_int_readout_regs[6] = {
|
||||
TAS2764_INT_LTCH0,
|
||||
TAS2764_INT_LTCH1,
|
||||
TAS2764_INT_LTCH1_0,
|
||||
TAS2764_INT_LTCH2,
|
||||
TAS2764_INT_LTCH3,
|
||||
TAS2764_INT_LTCH4,
|
||||
};
|
||||
|
||||
static irqreturn_t tas2764_irq(int irq, void *data)
|
||||
{
|
||||
struct tas2764_priv *tas2764 = data;
|
||||
u8 latched[6] = {0, 0, 0, 0, 0, 0};
|
||||
int ret = IRQ_NONE;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(latched); i++)
|
||||
latched[i] = snd_soc_component_read(tas2764->component,
|
||||
tas2764_int_readout_regs[i]);
|
||||
|
||||
for (i = 0; i < 8; i++) {
|
||||
if (latched[0] & BIT(i)) {
|
||||
dev_crit_ratelimited(tas2764->dev, "%s\n",
|
||||
tas2764_int_ltch0_msgs[i]);
|
||||
ret = IRQ_HANDLED;
|
||||
}
|
||||
}
|
||||
|
||||
if (latched[0]) {
|
||||
dev_err_ratelimited(tas2764->dev, "other context to the fault: %02x,%02x,%02x,%02x,%02x",
|
||||
latched[1], latched[2], latched[3], latched[4], latched[5]);
|
||||
snd_soc_component_update_bits(tas2764->component,
|
||||
TAS2764_INT_CLK_CFG,
|
||||
TAS2764_INT_CLK_CFG_IRQZ_CLR,
|
||||
TAS2764_INT_CLK_CFG_IRQZ_CLR);
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
static void tas2764_reset(struct tas2764_priv *tas2764)
|
||||
{
|
||||
if (tas2764->reset_gpio) {
|
||||
@ -497,6 +549,34 @@ static int tas2764_codec_probe(struct snd_soc_component *component)
|
||||
|
||||
tas2764_reset(tas2764);
|
||||
|
||||
if (tas2764->irq) {
|
||||
ret = snd_soc_component_write(tas2764->component, TAS2764_INT_MASK0, 0xff);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ret = snd_soc_component_write(tas2764->component, TAS2764_INT_MASK1, 0xff);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ret = snd_soc_component_write(tas2764->component, TAS2764_INT_MASK2, 0xff);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ret = snd_soc_component_write(tas2764->component, TAS2764_INT_MASK3, 0xff);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ret = snd_soc_component_write(tas2764->component, TAS2764_INT_MASK4, 0xff);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ret = devm_request_threaded_irq(tas2764->dev, tas2764->irq, NULL, tas2764_irq,
|
||||
IRQF_ONESHOT | IRQF_SHARED | IRQF_TRIGGER_LOW,
|
||||
"tas2764", tas2764);
|
||||
if (ret)
|
||||
dev_warn(tas2764->dev, "failed to request IRQ: %d\n", ret);
|
||||
}
|
||||
|
||||
ret = snd_soc_component_update_bits(tas2764->component, TAS2764_TDM_CFG5,
|
||||
TAS2764_TDM_CFG5_VSNS_ENABLE, 0);
|
||||
if (ret < 0)
|
||||
@ -559,9 +639,21 @@ static const struct regmap_range_cfg tas2764_regmap_ranges[] = {
|
||||
},
|
||||
};
|
||||
|
||||
static bool tas2764_volatile_register(struct device *dev, unsigned int reg)
|
||||
{
|
||||
switch (reg) {
|
||||
case TAS2764_INT_LTCH0 ... TAS2764_INT_LTCH4:
|
||||
case TAS2764_INT_CLK_CFG:
|
||||
return true;
|
||||
default:
|
||||
return false;
|
||||
}
|
||||
}
|
||||
|
||||
static const struct regmap_config tas2764_i2c_regmap = {
|
||||
.reg_bits = 8,
|
||||
.val_bits = 8,
|
||||
.volatile_reg = tas2764_volatile_register,
|
||||
.reg_defaults = tas2764_reg_defaults,
|
||||
.num_reg_defaults = ARRAY_SIZE(tas2764_reg_defaults),
|
||||
.cache_type = REGCACHE_RBTREE,
|
||||
@ -615,6 +707,7 @@ static int tas2764_i2c_probe(struct i2c_client *client)
|
||||
return -ENOMEM;
|
||||
|
||||
tas2764->dev = &client->dev;
|
||||
tas2764->irq = client->irq;
|
||||
i2c_set_clientdata(client, tas2764);
|
||||
dev_set_drvdata(&client->dev, tas2764);
|
||||
|
||||
|
@ -87,4 +87,23 @@
|
||||
#define TAS2764_TDM_CFG6_ISNS_ENABLE BIT(6)
|
||||
#define TAS2764_TDM_CFG6_50_MASK GENMASK(5, 0)
|
||||
|
||||
/* Interrupt Masks */
|
||||
#define TAS2764_INT_MASK0 TAS2764_REG(0x0, 0x3b)
|
||||
#define TAS2764_INT_MASK1 TAS2764_REG(0x0, 0x3c)
|
||||
#define TAS2764_INT_MASK2 TAS2764_REG(0x0, 0x40)
|
||||
#define TAS2764_INT_MASK3 TAS2764_REG(0x0, 0x41)
|
||||
#define TAS2764_INT_MASK4 TAS2764_REG(0x0, 0x3d)
|
||||
|
||||
/* Latched Fault Registers */
|
||||
#define TAS2764_INT_LTCH0 TAS2764_REG(0x0, 0x49)
|
||||
#define TAS2764_INT_LTCH1 TAS2764_REG(0x0, 0x4a)
|
||||
#define TAS2764_INT_LTCH1_0 TAS2764_REG(0x0, 0x4b)
|
||||
#define TAS2764_INT_LTCH2 TAS2764_REG(0x0, 0x4f)
|
||||
#define TAS2764_INT_LTCH3 TAS2764_REG(0x0, 0x50)
|
||||
#define TAS2764_INT_LTCH4 TAS2764_REG(0x0, 0x51)
|
||||
|
||||
/* Clock/IRQ Settings */
|
||||
#define TAS2764_INT_CLK_CFG TAS2764_REG(0x0, 0x5c)
|
||||
#define TAS2764_INT_CLK_CFG_IRQZ_CLR BIT(2)
|
||||
|
||||
#endif /* __TAS2764__ */
|
||||
|
Loading…
Reference in New Issue
Block a user