mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-17 16:14:25 +08:00
drm/i915: Move double wide mode handling into pipe_config
Determine the need for double wide mode already in compute_config stage as we need that information to figure out if horizontal coordinates need to be adjusted. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
9a0ea498ec
commit
cf532bb255
@ -4143,6 +4143,23 @@ static int intel_crtc_compute_config(struct intel_crtc *crtc,
|
||||
struct drm_device *dev = crtc->base.dev;
|
||||
struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
|
||||
|
||||
if (INTEL_INFO(dev)->gen < 4) {
|
||||
struct drm_i915_private *dev_priv = dev->dev_private;
|
||||
int clock_limit =
|
||||
dev_priv->display.get_display_clock_speed(dev);
|
||||
|
||||
/*
|
||||
* Enable pixel doubling when the dot clock
|
||||
* is > 90% of the (display) core speed.
|
||||
*
|
||||
* XXX: No double-wide on 915GM pipe B. Is that
|
||||
* the only reason for the pipe == PIPE_A check?
|
||||
*/
|
||||
if (crtc->pipe == PIPE_A &&
|
||||
adjusted_mode->clock > clock_limit * 9 / 10)
|
||||
pipe_config->double_wide = true;
|
||||
}
|
||||
|
||||
/* Cantiga+ cannot handle modes with a hsync front porch of 0.
|
||||
* WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
|
||||
*/
|
||||
@ -4801,17 +4818,8 @@ static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
|
||||
|
||||
pipeconf = 0;
|
||||
|
||||
if (intel_crtc->pipe == 0 && INTEL_INFO(dev)->gen < 4) {
|
||||
/* Enable pixel doubling when the dot clock is > 90% of the (display)
|
||||
* core speed.
|
||||
*
|
||||
* XXX: No double-wide on 915GM pipe B. Is that the only reason for the
|
||||
* pipe == 0 check?
|
||||
*/
|
||||
if (intel_crtc->config.adjusted_mode.clock >
|
||||
dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
|
||||
pipeconf |= PIPECONF_DOUBLE_WIDE;
|
||||
}
|
||||
if (intel_crtc->config.double_wide)
|
||||
pipeconf |= PIPECONF_DOUBLE_WIDE;
|
||||
|
||||
/* only g4x and later have fancy bpc/dither controls */
|
||||
if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
|
||||
@ -8336,6 +8344,7 @@ static void intel_dump_pipe_config(struct intel_crtc *crtc,
|
||||
pipe_config->pch_pfit.pos,
|
||||
pipe_config->pch_pfit.size);
|
||||
DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
|
||||
DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide);
|
||||
}
|
||||
|
||||
static bool check_encoder_cloning(struct drm_crtc *crtc)
|
||||
|
@ -305,6 +305,8 @@ struct intel_crtc_config {
|
||||
struct intel_link_m_n fdi_m_n;
|
||||
|
||||
bool ips_enabled;
|
||||
|
||||
bool double_wide;
|
||||
};
|
||||
|
||||
struct intel_crtc {
|
||||
|
Loading…
Reference in New Issue
Block a user