korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2024-11-15 16:24:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

ixgb: Use generic MDIO definitions

Browse Source 
Compile-tested only.

Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Ben Hutchings 2009-04-29 08:11:05 +00:00 committed by David S. Miller
parent 6b73e10d2d
commit cdbf0eb478
2 changed files with 11 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
drivers/net/ixgb/ixgb_hw.c
View File

@ -192,7 +192,7 @@ ixgb_identify_xpak_vendor(struct ixgb_hw *hw)
vendor_name[i] = ixgb_read_phy_reg(hw, vendor_name[i] = ixgb_read_phy_reg(hw,
MDIO_PMA_PMD_XPAK_VENDOR_NAME MDIO_PMA_PMD_XPAK_VENDOR_NAME
+ i, IXGB_PHY_ADDRESS, + i, IXGB_PHY_ADDRESS,
MDIO_PMA_PMD_DID); MDIO_MMD_PMAPMD);
} }
/* Determine the actual vendor */ /* Determine the actual vendor */
@ -1225,15 +1225,15 @@ ixgb_optics_reset(struct ixgb_hw *hw)
u16 mdio_reg; u16 mdio_reg;
ixgb_write_phy_reg(hw, ixgb_write_phy_reg(hw,
MDIO_PMA_PMD_CR1, MDIO_CTRL1,
IXGB_PHY_ADDRESS, IXGB_PHY_ADDRESS,
MDIO_PMA_PMD_DID, MDIO_MMD_PMAPMD,
MDIO_PMA_PMD_CR1_RESET); MDIO_CTRL1_RESET);
mdio_reg = ixgb_read_phy_reg( hw, mdio_reg = ixgb_read_phy_reg(hw,
MDIO_PMA_PMD_CR1, MDIO_CTRL1,
IXGB_PHY_ADDRESS, IXGB_PHY_ADDRESS,
MDIO_PMA_PMD_DID); MDIO_MMD_PMAPMD);
} }
return; return;

14
drivers/net/ixgb/ixgb_hw.h
View File

@ -29,6 +29,8 @@
#ifndef _IXGB_HW_H_ #ifndef _IXGB_HW_H_
#define _IXGB_HW_H_ #define _IXGB_HW_H_
#include <linux/mdio.h>
#include "ixgb_osdep.h" #include "ixgb_osdep.h"
/* Enums */ /* Enums */
@ -507,18 +509,6 @@ typedef enum {
/* Definitions for the optics devices on the MDIO bus. */ /* Definitions for the optics devices on the MDIO bus. */
#define IXGB_PHY_ADDRESS 0x0 /* Single PHY, multiple "Devices" */ #define IXGB_PHY_ADDRESS 0x0 /* Single PHY, multiple "Devices" */
/* Standard five-bit Device IDs. See IEEE 802.3ae, clause 45 */
#define MDIO_PMA_PMD_DID 0x01
#define MDIO_WIS_DID 0x02
#define MDIO_PCS_DID 0x03
#define MDIO_XGXS_DID 0x04
/* Standard PMA/PMD registers and bit definitions. */
/* Note: This is a very limited set of definitions, */
/* only implemented features are defined. */
#define MDIO_PMA_PMD_CR1 0x0000
#define MDIO_PMA_PMD_CR1_RESET 0x8000
#define MDIO_PMA_PMD_XPAK_VENDOR_NAME 0x803A /* XPAK/XENPAK devices only */ #define MDIO_PMA_PMD_XPAK_VENDOR_NAME 0x803A /* XPAK/XENPAK devices only */
/* Vendor-specific MDIO registers */ /* Vendor-specific MDIO registers */