korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2024-11-25 21:24:08 +08:00
Code Issues Packages Projects Releases Wiki Activity

perf/x86/amd: Add AMD branch sampling period adjustment

Browse Source 
Add code to adjust the sampling event period when used with the Branch
Sampling feature (BRS). Given the depth of the BRS (16), the period is
reduced by that depth such that in the best case scenario, BRS saturates at
the desired sampling period. In practice, though, the processor may execute
more branches. Given a desired period P and a depth D, the kernel programs
the actual period at P - D. After P occurrences of the sampling event, the
counter overflows. It then may take X branches (skid) before the NMI is
caught and held by the hardware and BRS activates. Then, after D branches,
BRS saturates and the NMI is delivered.  With no skid, the effective period
would be (P - D) + D = P. In practice, however, it will likely be (P - D) +
X + D. There is no way to eliminate X or predict X.

Signed-off-by: Stephane Eranian <eranian@google.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lore.kernel.org/r/20220322221517.2510440-7-eranian@google.com
This commit is contained in:
Stephane Eranian 2022-03-22 15:15:10 -07:00 committed by Peter Zijlstra
parent 8910075d61
commit ba2fe75008
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
arch/x86/events/core.c
View File

@ -1374,6 +1374,13 @@ int x86_perf_event_set_period(struct perf_event *event)
x86_pmu.set_topdown_event_period)
return x86_pmu.set_topdown_event_period(event);
/*
* decrease period by the depth of the BRS feature to get
* the last N taken branches and approximate the desired period
*/
if (has_branch_stack(event))
period = amd_brs_adjust_period(period);
/*
* If we are way outside a reasonable range then just skip forward:
*/

12
arch/x86/events/perf_event.h
View File

@ -1263,6 +1263,14 @@ static inline bool amd_brs_active(void)
return cpuc->brs_active;
}
static inline s64 amd_brs_adjust_period(s64 period)
{
if (period > x86_pmu.lbr_nr)
return period - x86_pmu.lbr_nr;
return period;
}
#else /* CONFIG_CPU_SUP_AMD */
static inline int amd_pmu_init(void)
@ -1287,6 +1295,10 @@ static inline void amd_brs_disable_all(void)
{
}
static inline s64 amd_brs_adjust_period(s64 period)
{
return period;
}
#endif /* CONFIG_CPU_SUP_AMD */
static inline int is_pebs_pt(struct perf_event *event)