mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-25 03:55:09 +08:00
ARM: dts: r8a7790: Add missing clocks for secondary CA15 CPU cores
Currently only the primary CPU in the CA15 cluster has a clocks property, while the secondary CPU cores are driven by the same clock. Add the missing clocks properties to fix this. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Tested-by: Simon Horman <horms+renesas@verge.net.au> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
fa9f95a3d1
commit
aa4c2fdf49
@ -72,6 +72,7 @@
|
||||
compatible = "arm,cortex-a15";
|
||||
reg = <1>;
|
||||
clock-frequency = <1300000000>;
|
||||
clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
|
||||
power-domains = <&sysc R8A7790_PD_CA15_CPU1>;
|
||||
next-level-cache = <&L2_CA15>;
|
||||
capacity-dmips-mhz = <1024>;
|
||||
@ -82,6 +83,7 @@
|
||||
compatible = "arm,cortex-a15";
|
||||
reg = <2>;
|
||||
clock-frequency = <1300000000>;
|
||||
clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
|
||||
power-domains = <&sysc R8A7790_PD_CA15_CPU2>;
|
||||
next-level-cache = <&L2_CA15>;
|
||||
capacity-dmips-mhz = <1024>;
|
||||
@ -92,6 +94,7 @@
|
||||
compatible = "arm,cortex-a15";
|
||||
reg = <3>;
|
||||
clock-frequency = <1300000000>;
|
||||
clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
|
||||
power-domains = <&sysc R8A7790_PD_CA15_CPU3>;
|
||||
next-level-cache = <&L2_CA15>;
|
||||
capacity-dmips-mhz = <1024>;
|
||||
|
Loading…
Reference in New Issue
Block a user