mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-26 04:25:27 +08:00
ARM: tegra: Add memory controller support for Tegra30
Collapses the old memory-controller and IOMMU device tree nodes into a single node to more accurately describe the hardware. While this is an incompatible change there are no users of the IOMMU on Tegra, even though a driver has existed for some time. Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
49727d30ea
commit
a9fe468f1b
@ -623,23 +623,15 @@
|
|||||||
clock-names = "pclk", "clk32k_in";
|
clock-names = "pclk", "clk32k_in";
|
||||||
};
|
};
|
||||||
|
|
||||||
memory-controller@7000f000 {
|
mc: memory-controller@7000f000 {
|
||||||
compatible = "nvidia,tegra30-mc";
|
compatible = "nvidia,tegra30-mc";
|
||||||
reg = <0x7000f000 0x010
|
reg = <0x7000f000 0x400>;
|
||||||
0x7000f03c 0x1b4
|
clocks = <&tegra_car TEGRA30_CLK_MC>;
|
||||||
0x7000f200 0x028
|
clock-names = "mc";
|
||||||
0x7000f284 0x17c>;
|
|
||||||
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
iommu@7000f010 {
|
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
compatible = "nvidia,tegra30-smmu";
|
|
||||||
reg = <0x7000f010 0x02c
|
#iommu-cells = <1>;
|
||||||
0x7000f1f0 0x010
|
|
||||||
0x7000f228 0x05c>;
|
|
||||||
nvidia,#asids = <4>; /* # of ASIDs */
|
|
||||||
dma-window = <0 0x40000000>; /* IOVA start & length */
|
|
||||||
nvidia,ahb = <&ahb>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
fuse@7000f800 {
|
fuse@7000f800 {
|
||||||
|
Loading…
Reference in New Issue
Block a user