mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-25 05:04:09 +08:00
riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property
RZ/Five is a noncoherent SoC so to indicate this add dma-noncoherent property to RZ/Five SoC DTSI. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230929000704.53217-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
a38b1061d3
commit
9e40584dc2
@ -43,6 +43,7 @@
|
||||
};
|
||||
|
||||
&soc {
|
||||
dma-noncoherent;
|
||||
interrupt-parent = <&plic>;
|
||||
|
||||
plic: interrupt-controller@12c00000 {
|
||||
|
Loading…
Reference in New Issue
Block a user