korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2025-01-07 22:34:18 +08:00
Code Issues Packages Projects Releases Wiki Activity

ARM: tegra: Enable the DFLL on the Jetson TK1

Browse Source 
Add the board-specific properties of the DFLL for the Jetson TK1 board.
On this board, the DFLL will take control of the sd0 regulator on the
on-board AS3722 PMIC.

Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com>
Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi>
Acked-by: Michael Turquette <mturquette@linaro.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Tuomas Tynkkynen 2015-05-13 17:58:45 +03:00 committed by Thierry Reding
parent bf9d026775
commit 9be1e477c3
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
arch/arm/boot/dts/tegra124-jetson-tk1.dts
View File

@ -1462,7 +1462,7 @@
vin-ldo9-10-supply = <&vdd_5v0_sys>; vin-ldo9-10-supply = <&vdd_5v0_sys>;
vin-ldo11-supply = <&vdd_3v3_run>; vin-ldo11-supply = <&vdd_3v3_run>;
sd0 { vdd_cpu: sd0 {
regulator-name = "+VDD_CPU_AP"; regulator-name = "+VDD_CPU_AP";
regulator-min-microvolt = <700000>; regulator-min-microvolt = <700000>;
regulator-max-microvolt = <1400000>; regulator-max-microvolt = <1400000>;
@ -1694,6 +1694,13 @@
non-removable; non-removable;
}; };
/* CPU DFLL clock */
clock@0,70110000 {
status = "okay";
vdd-cpu-supply = <&vdd_cpu>;
nvidia,i2c-fs-rate = <400000>;
};
ahub@0,70300000 { ahub@0,70300000 {
i2s@0,70301100 { i2s@0,70301100 {
status = "okay"; status = "okay";