mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-30 07:34:12 +08:00
crypto: hisilicon/sec - enabling clock gating of the address prefetch module
Change the value of clock gating register to 0x7fff to enable clock gating of the address prefetch module. When the device is idle, the clock is turned off to save power. Signed-off-by: Weili Qian <qianweili@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
parent
f57e292897
commit
94adb03fd5
@ -55,7 +55,7 @@
|
||||
#define SEC_CONTROL_REG 0x301200
|
||||
#define SEC_DYNAMIC_GATE_REG 0x30121c
|
||||
#define SEC_CORE_AUTO_GATE 0x30212c
|
||||
#define SEC_DYNAMIC_GATE_EN 0x7bff
|
||||
#define SEC_DYNAMIC_GATE_EN 0x7fff
|
||||
#define SEC_CORE_AUTO_GATE_EN GENMASK(3, 0)
|
||||
#define SEC_CLK_GATE_ENABLE BIT(3)
|
||||
#define SEC_CLK_GATE_DISABLE (~BIT(3))
|
||||
|
Loading…
Reference in New Issue
Block a user