korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2024-11-25 13:14:07 +08:00
Code Issues Packages Projects Releases Wiki Activity

riscv: dts: microchip: icicle: update pci address properties

Browse Source 
For the v2022.09 reference design the PCI root port's data region has
been moved to FIC1 from FIC0. This is a shorter path, allowing for
higher clock rates and improved through-put. As a result, the address at
which the PCIe's data region appears to the core complex has changed.
The config region's address is unchanged.

As FIC0 is no longer used, its clock can be removed too.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
This commit is contained in:
Conor Dooley 2022-09-27 12:19:18 +01:00
parent 99d451a7db
commit 6fc655ed49
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi
View File

@ -38,13 +38,13 @@
clock-frequency = <125000000>; clock-frequency = <125000000>;
}; };
pcie: pcie@2000000000 { pcie: pcie@3000000000 {
compatible = "microchip,pcie-host-1.0"; compatible = "microchip,pcie-host-1.0";
#address-cells = <0x3>; #address-cells = <0x3>;
#interrupt-cells = <0x1>; #interrupt-cells = <0x1>;
#size-cells = <0x2>; #size-cells = <0x2>;
device_type = "pci"; device_type = "pci";
reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>; reg = <0x30 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
reg-names = "cfg", "apb"; reg-names = "cfg", "apb";
bus-range = <0x0 0x7f>; bus-range = <0x0 0x7f>;
interrupt-parent = <&plic>; interrupt-parent = <&plic>;
@ -54,9 +54,9 @@
<0 0 0 3 &pcie_intc 2>, <0 0 0 3 &pcie_intc 2>,
<0 0 0 4 &pcie_intc 3>; <0 0 0 4 &pcie_intc 3>;
interrupt-map-mask = <0 0 0 7>; interrupt-map-mask = <0 0 0 7>;
clocks = <&fabric_clk1>, <&fabric_clk1>, <&fabric_clk3>; clocks = <&fabric_clk1>, <&fabric_clk3>;
clock-names = "fic0", "fic1", "fic3"; clock-names = "fic1", "fic3";
ranges = <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>; ranges = <0x3000000 0x0 0x8000000 0x30 0x8000000 0x0 0x80000000>;
dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>; dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>;
msi-parent = <&pcie>; msi-parent = <&pcie>;
msi-controller; msi-controller;