arm64: tegra: Use valid PWM period for VDD_GPU on Tegra210

The PWM on Tegra210 can run at a maximum frequency of 48 MHz and cannot
reach the minimum period is 5334 ns. The currently configured period of
4880 ns is not within the valid range, so set it to 8000 ns. This value
was taken from the downstream DTS files and seems to work fine.

Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Thierry Reding 2020-08-06 17:42:45 +02:00
parent 0cc6ba3ce8
commit 562da8b494
2 changed files with 2 additions and 2 deletions

View File

@ -337,7 +337,7 @@
vdd_gpu: regulator@100 {
compatible = "pwm-regulator";
pwms = <&pwm 1 4880>;
pwms = <&pwm 1 8000>;
regulator-name = "VDD_GPU";
regulator-min-microvolt = <710000>;
regulator-max-microvolt = <1320000>;

View File

@ -821,7 +821,7 @@
vdd_gpu: regulator@6 {
compatible = "pwm-regulator";
pwms = <&pwm 1 4880>;
pwms = <&pwm 1 8000>;
regulator-name = "VDD_GPU";
regulator-min-microvolt = <710000>;