STM32 DT updates for v5.1, round 1

Highlights:
 ----------
 
 MPU part:
  -Enable Digital Thermal Sensor (dts) on stm32mp157c-ed1 (and so ev1).
 
 MCU part:
  -Add SPI support on stm32f429 SOC (4 SPIs instances).
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJcVFOiAAoJEH+ayWryHnCFKJMP/RFz3qLbDZkVzxrHo+zr1VC3
 Vg5CJLIrsvHAtFPNggAGFEZ33Oi5YyzL+1QMdAT8pQ1GSFZP+jZ+/buOEEtrAW7U
 c9Hd5ROuwb9Vvst0zEPXBC+vXMpOQoUgIjQ9sg6RgD7GpcTF0h3q3bF+Qz6LvcDx
 /Bcgtyd841d8utlHnj9k/jqqlHSQt9p6+jBYAhl0fc4WwRrDz9j4l9rQZeldfEvq
 YpKMccf5J8eJo47xa6YG0fCJU2MRx/wzroHb54ZWdf3j+N79uxEOtJT28JFrTOAA
 Xw54ueZdEqKpJclH5wtQIAmWA6VdQlRPA7k0Ww63fERVeBeAtY+6UEo1S8yGTYTK
 efUIQUDy/oQUbms4SDoKFIkf8yqXuBIZbmS2Hy4hsoNhYF9AEI9T0gJUzq5lY7Pc
 RD1+yyWWSFwWIq8wyfGo/V0sCMdV/ppqO6i/9QX0PsbalgcrQa3cajHh14SuEDfj
 +UDJVfLRJu6l4lL+LZz2TmmK/R8zbCDgEJSDM2U0WLGf9g2r4+2R+mOYtdSrj8oT
 cAAHA719s6MR6aKl3q/LHbTLaQpCTxbeU62SAATfqjdO9PM3Dyg6TjjsPo4smf22
 mnT0atlSzr2HRxBV/oOgLbL8PSlmXMT8eMIU0vwuJPrA3oGSkSzY08NhkPfpq7ey
 gHxWEzdKqMEA1hg0YQZw
 =418H
 -----END PGP SIGNATURE-----

Merge tag 'stm32-dt-for-v5.1-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt

STM32 DT updates for v5.1, round 1

Highlights:
----------

MPU part:
 -Enable Digital Thermal Sensor (dts) on stm32mp157c-ed1 (and so ev1).

MCU part:
 -Add SPI support on stm32f429 SOC (4 SPIs instances).

* tag 'stm32-dt-for-v5.1-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32:
  ARM: dts: stm32: Enable thermal sensor support on STM32MP157c-ed1
  ARM: dts: stm32: add SPI support on STM32F429 SoC

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2019-02-15 14:47:25 +01:00
commit 55b97be83f
2 changed files with 64 additions and 0 deletions

View File

@ -316,6 +316,26 @@
status = "disabled";
};
spi2: spi@40003800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40003800 0x400>;
interrupts = <36>;
clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI2)>;
status = "disabled";
};
spi3: spi@40003c00 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40003c00 0x400>;
interrupts = <51>;
clocks = <&rcc 0 STM32F4_APB1_CLOCK(SPI3)>;
status = "disabled";
};
usart2: serial@40004400 {
compatible = "st,stm32-uart";
reg = <0x40004400 0x400>;
@ -525,6 +545,26 @@
status = "disabled";
};
spi1: spi@40013000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40013000 0x400>;
interrupts = <35>;
clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI1)>;
status = "disabled";
};
spi4: spi@40013400 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40013400 0x400>;
interrupts = <84>;
clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI4)>;
status = "disabled";
};
syscfg: system-config@40013800 {
compatible = "syscon";
reg = <0x40013800 0x400>;
@ -589,6 +629,26 @@
};
};
spi5: spi@40015000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40015000 0x400>;
interrupts = <85>;
clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI5)>;
status = "disabled";
};
spi6: spi@40015400 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "st,stm32f4-spi";
reg = <0x40015400 0x400>;
interrupts = <86>;
clocks = <&rcc 0 STM32F4_APB2_CLOCK(SPI6)>;
status = "disabled";
};
pwrcfg: power-config@40007000 {
compatible = "syscon";
reg = <0x40007000 0x400>;

View File

@ -50,6 +50,10 @@
};
};
&dts {
status = "okay";
};
&i2c4 {
pinctrl-names = "default";
pinctrl-0 = <&i2c4_pins_a>;