mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 18:14:07 +08:00
arm64: dts: renesas: r9a07g043: Add SPI Multi I/O Bus controller node
Add SPI Multi I/O Bus controller node to R9A07G043 (RZ/G2UL) SoC DTSI. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://lore.kernel.org/r/20220502190155.84496-1-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
c2ff5c0282
commit
470218e29d
@ -498,12 +498,19 @@
|
||||
};
|
||||
|
||||
sbc: spi@10060000 {
|
||||
compatible = "renesas,r9a07g043-rpc-if",
|
||||
"renesas,rzg2l-rpc-if";
|
||||
reg = <0 0x10060000 0 0x10000>,
|
||||
<0 0x20000000 0 0x10000000>,
|
||||
<0 0x10070000 0 0x10000>;
|
||||
reg-names = "regs", "dirmap", "wbuf";
|
||||
clocks = <&cpg CPG_MOD R9A07G043_SPI_CLK2>,
|
||||
<&cpg CPG_MOD R9A07G043_SPI_CLK>;
|
||||
resets = <&cpg R9A07G043_SPI_RST>;
|
||||
power-domains = <&cpg>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
/* place holder */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
cpg: clock-controller@11010000 {
|
||||
|
Loading…
Reference in New Issue
Block a user