mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-24 06:44:23 +08:00
ARM: S5PV210: Fix wrong EPLL rate getting on setup clocks
This patch fix wrong EPLL getting on setup clocks on S5PV210. Signed-off-by: Seungwhan Youn <sw.youn@samsung.com> Acked-by: Jassi Brar <jassi.brar@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
parent
d4b34c6c84
commit
42a6e20e4f
@ -1082,7 +1082,8 @@ void __init_or_cpufreq s5pv210_setup_clocks(void)
|
||||
|
||||
apll = s5p_get_pll45xx(xtal, __raw_readl(S5P_APLL_CON), pll_4508);
|
||||
mpll = s5p_get_pll45xx(xtal, __raw_readl(S5P_MPLL_CON), pll_4502);
|
||||
epll = s5p_get_pll45xx(xtal, __raw_readl(S5P_EPLL_CON), pll_4500);
|
||||
epll = s5p_get_pll46xx(xtal, __raw_readl(S5P_EPLL_CON),
|
||||
__raw_readl(S5P_EPLL_CON1), pll_4600);
|
||||
vpllsrc = clk_get_rate(&clk_vpllsrc.clk);
|
||||
vpll = s5p_get_pll45xx(vpllsrc, __raw_readl(S5P_VPLL_CON), pll_4502);
|
||||
|
||||
|
@ -25,6 +25,7 @@
|
||||
#define S5P_APLL_CON S5P_CLKREG(0x100)
|
||||
#define S5P_MPLL_CON S5P_CLKREG(0x108)
|
||||
#define S5P_EPLL_CON S5P_CLKREG(0x110)
|
||||
#define S5P_EPLL_CON1 S5P_CLKREG(0x114)
|
||||
#define S5P_VPLL_CON S5P_CLKREG(0x120)
|
||||
|
||||
#define S5P_CLK_SRC0 S5P_CLKREG(0x200)
|
||||
|
Loading…
Reference in New Issue
Block a user