RISC-V config for v6.12

Two patches, enabling clock and pinctrl support in defconfig for Sopghgo
 devices.
 
 Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZuDAZwAKCRB4tDGHoIJi
 0pMkAQCnzUqAlnSbaXlAMvnTvAA370PysOIOYIg5fiUC45LqGwD9ELhGn7w2+BGe
 yHUYieCn70X00cl+DJSB2Boa06gd4QQ=
 =jq6X
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmbhXPEACgkQYKtH/8kJ
 UidjzQ//UTUxupOLz1XHg7cGj/75WBsVcuQA3e7KXRV1OwNJ3PeJGOufFB1XZcKF
 bF+oRUR3jARFrpSoQFvCjxpl4Q7fFVXsGC312F2amFTs0DYK+mpkFhLd0uO3PJYB
 jQ5IDdasSboSiMl4j8TiAFxqGPM3kOPZzX3+KtLzlZJzm9U2excYagg2wiJ66Z7b
 CtPCV0yDHYR06HhSnHFW2BYlPV1r1U+dtC59/eWq9ucb3ItrSlcaiD9eS6iHVo7E
 3QUFcMfcgEJ9yOZ27BmESZFbw4ZsB6eYdK39RTHmy9I3LzbvLp57AgPGh461tuAR
 s4PmqN4Jd0u+RbTCmAI9CCDM4Vy1qvocvp9HXDwJa5NJx87YiQee1hYu2wuni+0I
 W5/202tAwfqMHtFm/bn9JG62rOiD0jNFYLDmJ8CILJ8bv4b5VfmEvKUqE0w0pNYD
 DxGKlEOKFyNOl3P62o3OtbtQhNWmDdZrZuBrOw8Bl9dsoKjxTmq9S5lrAUii6NMv
 gTU1J1af1ONyk/IFXB+20q6u24q7FUnIDSCgevMzDPNDOZPLloA60PinA60daGCn
 ZWMiAa5WWNSi2TMBYa1Ve8hs017YC0bBBYSPY5VUMRC3emItEmYF2nExzZcMIqFE
 YUtxXzoOYfVOnSN+ShYe5fwa3d+xP5g4rs5JNRvWFVCIjZfyQfU=
 =Ihjw
 -----END PGP SIGNATURE-----

Merge tag 'riscv-config-for-v6.12' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/defconfig

RISC-V config for v6.12

Two patches, enabling clock and pinctrl support in defconfig for Sopghgo
devices.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

* tag 'riscv-config-for-v6.12' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
  riscv: defconfig: Enable pinctrl support for CV18XX Series SoC
  riscv: defconfig: sophgo: enable clks for sg2042

Link: https://lore.kernel.org/r/20240910-annex-ravage-07d63041a7c5@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2024-09-11 09:03:44 +00:00
commit 3c557d0062

View File

@ -167,6 +167,10 @@ CONFIG_SPI_RSPI=m
CONFIG_SPI_SIFIVE=y
CONFIG_SPI_SUN6I=y
# CONFIG_PTP_1588_CLOCK is not set
CONFIG_PINCTRL_SOPHGO_CV1800B=y
CONFIG_PINCTRL_SOPHGO_CV1812H=y
CONFIG_PINCTRL_SOPHGO_SG2000=y
CONFIG_PINCTRL_SOPHGO_SG2002=y
CONFIG_GPIO_SIFIVE=y
CONFIG_POWER_RESET_GPIO_RESTART=y
CONFIG_SENSORS_SFCTEMP=m
@ -249,6 +253,9 @@ CONFIG_VIRTIO_BALLOON=y
CONFIG_VIRTIO_INPUT=y
CONFIG_VIRTIO_MMIO=y
CONFIG_CLK_SOPHGO_CV1800=y
CONFIG_CLK_SOPHGO_SG2042_PLL=y
CONFIG_CLK_SOPHGO_SG2042_CLKGEN=y
CONFIG_CLK_SOPHGO_SG2042_RPGATE=y
CONFIG_SUN8I_DE2_CCU=m
CONFIG_RENESAS_OSTM=y
CONFIG_SUN50I_IOMMU=y