mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-19 00:54:41 +08:00
drm/amdgpu/nv: don't expose AV1 if VCN0 is harvested
Only VCN0 supports AV1. Reviewed-by: Leo Liu <leo.liu@amd.com> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
350ae9ec3f
commit
384334120b
@ -98,7 +98,7 @@ static const struct amdgpu_video_codecs nv_video_codecs_decode =
|
|||||||
};
|
};
|
||||||
|
|
||||||
/* Sienna Cichlid */
|
/* Sienna Cichlid */
|
||||||
static const struct amdgpu_video_codec_info sc_video_codecs_decode_array[] =
|
static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn0[] =
|
||||||
{
|
{
|
||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
||||||
@ -110,10 +110,27 @@ static const struct amdgpu_video_codec_info sc_video_codecs_decode_array[] =
|
|||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct amdgpu_video_codecs sc_video_codecs_decode =
|
static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn1[] =
|
||||||
{
|
{
|
||||||
.codec_count = ARRAY_SIZE(sc_video_codecs_decode_array),
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
||||||
.codec_array = sc_video_codecs_decode_array,
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn0 =
|
||||||
|
{
|
||||||
|
.codec_count = ARRAY_SIZE(sc_video_codecs_decode_array_vcn0),
|
||||||
|
.codec_array = sc_video_codecs_decode_array_vcn0,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn1 =
|
||||||
|
{
|
||||||
|
.codec_count = ARRAY_SIZE(sc_video_codecs_decode_array_vcn1),
|
||||||
|
.codec_array = sc_video_codecs_decode_array_vcn1,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* SRIOV Sienna Cichlid, not const since data is controlled by host */
|
/* SRIOV Sienna Cichlid, not const since data is controlled by host */
|
||||||
@ -123,7 +140,7 @@ static struct amdgpu_video_codec_info sriov_sc_video_codecs_encode_array[] =
|
|||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array[] =
|
static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn0[] =
|
||||||
{
|
{
|
||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
||||||
@ -135,16 +152,33 @@ static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array[] =
|
|||||||
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1, 8192, 4352, 0)},
|
||||||
};
|
};
|
||||||
|
|
||||||
|
static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn1[] =
|
||||||
|
{
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
|
||||||
|
{codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
|
||||||
|
};
|
||||||
|
|
||||||
static struct amdgpu_video_codecs sriov_sc_video_codecs_encode =
|
static struct amdgpu_video_codecs sriov_sc_video_codecs_encode =
|
||||||
{
|
{
|
||||||
.codec_count = ARRAY_SIZE(sriov_sc_video_codecs_encode_array),
|
.codec_count = ARRAY_SIZE(sriov_sc_video_codecs_encode_array),
|
||||||
.codec_array = sriov_sc_video_codecs_encode_array,
|
.codec_array = sriov_sc_video_codecs_encode_array,
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct amdgpu_video_codecs sriov_sc_video_codecs_decode =
|
static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn0 =
|
||||||
{
|
{
|
||||||
.codec_count = ARRAY_SIZE(sriov_sc_video_codecs_decode_array),
|
.codec_count = ARRAY_SIZE(sriov_sc_video_codecs_decode_array_vcn0),
|
||||||
.codec_array = sriov_sc_video_codecs_decode_array,
|
.codec_array = sriov_sc_video_codecs_decode_array_vcn0,
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn1 =
|
||||||
|
{
|
||||||
|
.codec_count = ARRAY_SIZE(sriov_sc_video_codecs_decode_array_vcn1),
|
||||||
|
.codec_array = sriov_sc_video_codecs_decode_array_vcn1,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* Beige Goby*/
|
/* Beige Goby*/
|
||||||
@ -181,20 +215,37 @@ static const struct amdgpu_video_codecs yc_video_codecs_decode = {
|
|||||||
static int nv_query_video_codecs(struct amdgpu_device *adev, bool encode,
|
static int nv_query_video_codecs(struct amdgpu_device *adev, bool encode,
|
||||||
const struct amdgpu_video_codecs **codecs)
|
const struct amdgpu_video_codecs **codecs)
|
||||||
{
|
{
|
||||||
|
if (adev->vcn.num_vcn_inst == hweight8(adev->vcn.harvest_config))
|
||||||
|
return -EINVAL;
|
||||||
|
|
||||||
switch (adev->ip_versions[UVD_HWIP][0]) {
|
switch (adev->ip_versions[UVD_HWIP][0]) {
|
||||||
case IP_VERSION(3, 0, 0):
|
case IP_VERSION(3, 0, 0):
|
||||||
case IP_VERSION(3, 0, 64):
|
case IP_VERSION(3, 0, 64):
|
||||||
case IP_VERSION(3, 0, 192):
|
case IP_VERSION(3, 0, 192):
|
||||||
if (amdgpu_sriov_vf(adev)) {
|
if (amdgpu_sriov_vf(adev)) {
|
||||||
|
if (adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0) {
|
||||||
if (encode)
|
if (encode)
|
||||||
*codecs = &sriov_sc_video_codecs_encode;
|
*codecs = &sriov_sc_video_codecs_encode;
|
||||||
else
|
else
|
||||||
*codecs = &sriov_sc_video_codecs_decode;
|
*codecs = &sriov_sc_video_codecs_decode_vcn1;
|
||||||
|
} else {
|
||||||
|
if (encode)
|
||||||
|
*codecs = &sriov_sc_video_codecs_encode;
|
||||||
|
else
|
||||||
|
*codecs = &sriov_sc_video_codecs_decode_vcn0;
|
||||||
|
}
|
||||||
|
} else {
|
||||||
|
if (adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0) {
|
||||||
|
if (encode)
|
||||||
|
*codecs = &nv_video_codecs_encode;
|
||||||
|
else
|
||||||
|
*codecs = &sc_video_codecs_decode_vcn1;
|
||||||
} else {
|
} else {
|
||||||
if (encode)
|
if (encode)
|
||||||
*codecs = &nv_video_codecs_encode;
|
*codecs = &nv_video_codecs_encode;
|
||||||
else
|
else
|
||||||
*codecs = &sc_video_codecs_decode;
|
*codecs = &sc_video_codecs_decode_vcn0;
|
||||||
|
}
|
||||||
}
|
}
|
||||||
return 0;
|
return 0;
|
||||||
case IP_VERSION(3, 0, 16):
|
case IP_VERSION(3, 0, 16):
|
||||||
@ -202,7 +253,7 @@ static int nv_query_video_codecs(struct amdgpu_device *adev, bool encode,
|
|||||||
if (encode)
|
if (encode)
|
||||||
*codecs = &nv_video_codecs_encode;
|
*codecs = &nv_video_codecs_encode;
|
||||||
else
|
else
|
||||||
*codecs = &sc_video_codecs_decode;
|
*codecs = &sc_video_codecs_decode_vcn0;
|
||||||
return 0;
|
return 0;
|
||||||
case IP_VERSION(3, 1, 1):
|
case IP_VERSION(3, 1, 1):
|
||||||
case IP_VERSION(3, 1, 2):
|
case IP_VERSION(3, 1, 2):
|
||||||
@ -993,9 +1044,19 @@ static int nv_common_late_init(void *handle)
|
|||||||
|
|
||||||
if (amdgpu_sriov_vf(adev)) {
|
if (amdgpu_sriov_vf(adev)) {
|
||||||
xgpu_nv_mailbox_get_irq(adev);
|
xgpu_nv_mailbox_get_irq(adev);
|
||||||
|
if (adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0) {
|
||||||
amdgpu_virt_update_sriov_video_codec(adev,
|
amdgpu_virt_update_sriov_video_codec(adev,
|
||||||
sriov_sc_video_codecs_encode_array, ARRAY_SIZE(sriov_sc_video_codecs_encode_array),
|
sriov_sc_video_codecs_encode_array,
|
||||||
sriov_sc_video_codecs_decode_array, ARRAY_SIZE(sriov_sc_video_codecs_decode_array));
|
ARRAY_SIZE(sriov_sc_video_codecs_encode_array),
|
||||||
|
sriov_sc_video_codecs_decode_array_vcn1,
|
||||||
|
ARRAY_SIZE(sriov_sc_video_codecs_decode_array_vcn1));
|
||||||
|
} else {
|
||||||
|
amdgpu_virt_update_sriov_video_codec(adev,
|
||||||
|
sriov_sc_video_codecs_encode_array,
|
||||||
|
ARRAY_SIZE(sriov_sc_video_codecs_encode_array),
|
||||||
|
sriov_sc_video_codecs_decode_array_vcn1,
|
||||||
|
ARRAY_SIZE(sriov_sc_video_codecs_decode_array_vcn1));
|
||||||
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
|
Loading…
Reference in New Issue
Block a user