korg/linux
0
0
Fork 0
mirror of https://mirrors.bfsu.edu.cn/git/linux.git synced 2024-12-16 23:45:31 +08:00
Code Issues Packages Projects Releases Wiki Activity

ARM: tegra: nexus7: Use PLLC for WiFi MMC clock parent

Browse Source 
The default parent for all MMCs is PLLP, which is running at 408 MHz on
Tegra30 and 50 MHz clock can't be derived from PLLP. The maximum SDIO
clock rate is 50 MHz, but this rate isn't achievable using PLLP.

Let's switch the WiFi MMC clock parent to PLLC in order to get true 50
MHz. This patch doesn't fix any problems, it's just a minor improvement.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Dmitry Osipenko 2020-08-23 17:47:25 +03:00 committed by Thierry Reding
parent 98e710a017
commit 17110cbbef
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/boot/dts/tegra30-asus-nexus7-grouper-common.dtsi
View File

@ -945,6 +945,11 @@
#address-cells = <1>;
#size-cells = <0>;
assigned-clocks = <&tegra_car TEGRA30_CLK_SDMMC3>;
assigned-clock-parents = <&tegra_car TEGRA30_CLK_PLL_C>;
assigned-clock-rates = <50000000>;
max-frequency = <50000000>;
keep-power-in-suspend;
bus-width = <4>;
non-removable;