mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-26 13:44:15 +08:00
can: c_can: Add support for START pulse in RAMINIT sequence
Some SoCs e.g. (TI DRA7xx) need a START pulse to start the RAMINIT sequence i.e. START bit must be set and cleared before checking for the DONE bit status. Signed-off-by: Roger Quadros <rogerq@ti.com> Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
This commit is contained in:
parent
3ff9027ca6
commit
0741bfb939
@ -188,6 +188,7 @@ struct c_can_raminit {
|
||||
struct regmap *syscon; /* for raminit ctrl. reg. access */
|
||||
unsigned int reg; /* register index within syscon */
|
||||
struct raminit_bits bits;
|
||||
bool needs_pulse;
|
||||
};
|
||||
|
||||
/* c_can private data structure */
|
||||
|
@ -120,6 +120,12 @@ static void c_can_hw_raminit_syscon(const struct c_can_priv *priv, bool enable)
|
||||
ctrl |= 1 << raminit->bits.start;
|
||||
regmap_write(raminit->syscon, raminit->reg, ctrl);
|
||||
|
||||
/* clear START bit if start pulse is needed */
|
||||
if (raminit->needs_pulse) {
|
||||
ctrl &= ~(1 << raminit->bits.start);
|
||||
regmap_write(raminit->syscon, raminit->reg, ctrl);
|
||||
}
|
||||
|
||||
ctrl |= 1 << raminit->bits.done;
|
||||
c_can_hw_raminit_wait_syscon(priv, mask, ctrl);
|
||||
}
|
||||
@ -325,6 +331,7 @@ static int c_can_plat_probe(struct platform_device *pdev)
|
||||
}
|
||||
|
||||
raminit->bits = drvdata->raminit_bits[id];
|
||||
raminit->needs_pulse = drvdata->raminit_pulse;
|
||||
|
||||
priv->raminit = c_can_hw_raminit_syscon;
|
||||
} else {
|
||||
|
Loading…
Reference in New Issue
Block a user