mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-30 15:44:13 +08:00
iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V
STRTAB_STE_0_V is a CPU value, it needs conversion for sparse to be clean.
The missing annotation was a mistake introduced by splitting the ops out
from the STE writer.
Fixes: 7da51af912
("iommu/arm-smmu-v3: Make STE programming independent of the callers")
Reported-by: kernel test robot <lkp@intel.com>
Closes: https://lore.kernel.org/oe-kbuild-all/202403011441.5WqGrYjp-lkp@intel.com/
Signed-off-by: Jason Gunthorpe <jgg@nvidia.com>
Link: https://lore.kernel.org/r/0-v1-98b23ebb0c84+9f-smmu_cputole_jgg@nvidia.com
Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
parent
4cece76496
commit
0493e739cc
@ -1139,7 +1139,8 @@ static void arm_smmu_write_ste(struct arm_smmu_master *master, u32 sid,
|
||||
* requires a breaking update, zero the V bit, write all qwords
|
||||
* but 0, then set qword 0
|
||||
*/
|
||||
unused_update.data[0] = entry->data[0] & (~STRTAB_STE_0_V);
|
||||
unused_update.data[0] = entry->data[0] &
|
||||
cpu_to_le64(~STRTAB_STE_0_V);
|
||||
entry_set(smmu, sid, entry, &unused_update, 0, 1);
|
||||
entry_set(smmu, sid, entry, target, 1, num_entry_qwords - 1);
|
||||
entry_set(smmu, sid, entry, target, 0, 1);
|
||||
|
Loading…
Reference in New Issue
Block a user