mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-06 02:24:14 +08:00
arm64: tegra: Add missing DFLL reset on Tegra210
Commit4782c0a5dd
("clk: tegra: Don't deassert reset on enabling clocks") removed deassertion of reset lines when enabling peripheral clocks. This breaks the initialization of the DFLL driver which relied on this behaviour. In order to be able to fix this, add the corresponding reset to the DT. Tested on Google Pixel C. Cc: stable@vger.kernel.org Fixes:4782c0a5dd
("clk: tegra: Don't deassert reset on enabling clocks") Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
000b99e5ed
commit
0017f2c856
@ -1366,8 +1366,9 @@
|
||||
<&tegra_car TEGRA210_CLK_DFLL_REF>,
|
||||
<&tegra_car TEGRA210_CLK_I2C5>;
|
||||
clock-names = "soc", "ref", "i2c";
|
||||
resets = <&tegra_car TEGRA210_RST_DFLL_DVCO>;
|
||||
reset-names = "dvco";
|
||||
resets = <&tegra_car TEGRA210_RST_DFLL_DVCO>,
|
||||
<&tegra_car 155>;
|
||||
reset-names = "dvco", "dfll";
|
||||
#clock-cells = <0>;
|
||||
clock-output-names = "dfllCPU_out";
|
||||
status = "disabled";
|
||||
|
Loading…
Reference in New Issue
Block a user