2006-04-22 17:38:03 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2005, 2006 IBM Corporation
|
2014-12-13 03:46:40 +08:00
|
|
|
* Copyright (C) 2014 Intel Corporation
|
2006-04-22 17:38:03 +08:00
|
|
|
*
|
|
|
|
* Authors:
|
|
|
|
* Leendert van Doorn <leendert@watson.ibm.com>
|
|
|
|
* Kylene Hall <kjhall@us.ibm.com>
|
|
|
|
*
|
2007-08-23 05:01:04 +08:00
|
|
|
* Maintained by: <tpmdd-devel@lists.sourceforge.net>
|
|
|
|
*
|
2006-04-22 17:38:03 +08:00
|
|
|
* Device driver for TCG/TCPA TPM (trusted platform module).
|
|
|
|
* Specifications at www.trustedcomputinggroup.org
|
|
|
|
*
|
|
|
|
* This device driver implements the TPM interface as defined in
|
|
|
|
* the TCG TPM Interface Spec version 1.2, revision 1.0.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation, version 2 of the
|
|
|
|
* License.
|
|
|
|
*/
|
2006-04-22 17:39:44 +08:00
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/moduleparam.h>
|
2006-04-22 17:38:03 +08:00
|
|
|
#include <linux/pnp.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 16:04:11 +08:00
|
|
|
#include <linux/slab.h>
|
2006-04-22 17:38:03 +08:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/wait.h>
|
2010-10-22 05:42:40 +08:00
|
|
|
#include <linux/acpi.h>
|
2011-03-31 00:13:31 +08:00
|
|
|
#include <linux/freezer.h>
|
2006-04-22 17:38:03 +08:00
|
|
|
#include "tpm.h"
|
|
|
|
|
|
|
|
enum tis_access {
|
|
|
|
TPM_ACCESS_VALID = 0x80,
|
|
|
|
TPM_ACCESS_ACTIVE_LOCALITY = 0x20,
|
|
|
|
TPM_ACCESS_REQUEST_PENDING = 0x04,
|
|
|
|
TPM_ACCESS_REQUEST_USE = 0x02,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum tis_status {
|
|
|
|
TPM_STS_VALID = 0x80,
|
|
|
|
TPM_STS_COMMAND_READY = 0x40,
|
|
|
|
TPM_STS_GO = 0x20,
|
|
|
|
TPM_STS_DATA_AVAIL = 0x10,
|
|
|
|
TPM_STS_DATA_EXPECT = 0x08,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum tis_int_flags {
|
|
|
|
TPM_GLOBAL_INT_ENABLE = 0x80000000,
|
|
|
|
TPM_INTF_BURST_COUNT_STATIC = 0x100,
|
|
|
|
TPM_INTF_CMD_READY_INT = 0x080,
|
|
|
|
TPM_INTF_INT_EDGE_FALLING = 0x040,
|
|
|
|
TPM_INTF_INT_EDGE_RISING = 0x020,
|
|
|
|
TPM_INTF_INT_LEVEL_LOW = 0x010,
|
|
|
|
TPM_INTF_INT_LEVEL_HIGH = 0x008,
|
|
|
|
TPM_INTF_LOCALITY_CHANGE_INT = 0x004,
|
|
|
|
TPM_INTF_STS_VALID_INT = 0x002,
|
|
|
|
TPM_INTF_DATA_AVAIL_INT = 0x001,
|
|
|
|
};
|
|
|
|
|
2006-04-22 17:38:19 +08:00
|
|
|
enum tis_defaults {
|
2006-05-16 00:44:25 +08:00
|
|
|
TIS_MEM_BASE = 0xFED40000,
|
2006-04-22 17:38:55 +08:00
|
|
|
TIS_MEM_LEN = 0x5000,
|
2006-04-22 17:39:31 +08:00
|
|
|
TIS_SHORT_TIMEOUT = 750, /* ms */
|
|
|
|
TIS_LONG_TIMEOUT = 2000, /* 2 sec */
|
2006-04-22 17:38:19 +08:00
|
|
|
};
|
|
|
|
|
2014-12-13 03:46:40 +08:00
|
|
|
|
|
|
|
/* Some timeout values are needed before it is known whether the chip is
|
|
|
|
* TPM 1.0 or TPM 2.0.
|
|
|
|
*/
|
|
|
|
#define TIS_TIMEOUT_A_MAX max(TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_A)
|
|
|
|
#define TIS_TIMEOUT_B_MAX max(TIS_LONG_TIMEOUT, TPM2_TIMEOUT_B)
|
|
|
|
#define TIS_TIMEOUT_C_MAX max(TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_C)
|
|
|
|
#define TIS_TIMEOUT_D_MAX max(TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_D)
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
#define TPM_ACCESS(l) (0x0000 | ((l) << 12))
|
|
|
|
#define TPM_INT_ENABLE(l) (0x0008 | ((l) << 12))
|
|
|
|
#define TPM_INT_VECTOR(l) (0x000C | ((l) << 12))
|
|
|
|
#define TPM_INT_STATUS(l) (0x0010 | ((l) << 12))
|
|
|
|
#define TPM_INTF_CAPS(l) (0x0014 | ((l) << 12))
|
|
|
|
#define TPM_STS(l) (0x0018 | ((l) << 12))
|
2014-12-13 03:46:40 +08:00
|
|
|
#define TPM_STS3(l) (0x001b | ((l) << 12))
|
2006-04-22 17:38:03 +08:00
|
|
|
#define TPM_DATA_FIFO(l) (0x0024 | ((l) << 12))
|
|
|
|
|
|
|
|
#define TPM_DID_VID(l) (0x0F00 | ((l) << 12))
|
|
|
|
#define TPM_RID(l) (0x0F04 | ((l) << 12))
|
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
struct priv_data {
|
|
|
|
bool irq_tested;
|
|
|
|
};
|
|
|
|
|
2011-08-04 07:21:11 +08:00
|
|
|
#if defined(CONFIG_PNP) && defined(CONFIG_ACPI)
|
2010-10-22 05:42:40 +08:00
|
|
|
static int is_itpm(struct pnp_dev *dev)
|
|
|
|
{
|
|
|
|
struct acpi_device *acpi = pnp_acpi_device(dev);
|
|
|
|
struct acpi_hardware_id *id;
|
|
|
|
|
2013-01-31 23:39:31 +08:00
|
|
|
if (!acpi)
|
|
|
|
return 0;
|
|
|
|
|
2010-10-22 05:42:40 +08:00
|
|
|
list_for_each_entry(id, &acpi->pnp.ids, list) {
|
|
|
|
if (!strcmp("INTC0102", id->id))
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2011-08-04 07:21:11 +08:00
|
|
|
#else
|
|
|
|
static inline int is_itpm(struct pnp_dev *dev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2010-10-22 05:42:40 +08:00
|
|
|
#endif
|
|
|
|
|
2012-12-07 06:44:54 +08:00
|
|
|
/* Before we attempt to access the TPM we must see that the valid bit is set.
|
|
|
|
* The specification says that this bit is 0 at reset and remains 0 until the
|
|
|
|
* 'TPM has gone through its self test and initialization and has established
|
|
|
|
* correct values in the other bits.' */
|
|
|
|
static int wait_startup(struct tpm_chip *chip, int l)
|
|
|
|
{
|
|
|
|
unsigned long stop = jiffies + chip->vendor.timeout_a;
|
|
|
|
do {
|
|
|
|
if (ioread8(chip->vendor.iobase + TPM_ACCESS(l)) &
|
|
|
|
TPM_ACCESS_VALID)
|
|
|
|
return 0;
|
|
|
|
msleep(TPM_TIMEOUT);
|
|
|
|
} while (time_before(jiffies, stop));
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
static int check_locality(struct tpm_chip *chip, int l)
|
|
|
|
{
|
|
|
|
if ((ioread8(chip->vendor.iobase + TPM_ACCESS(l)) &
|
|
|
|
(TPM_ACCESS_ACTIVE_LOCALITY | TPM_ACCESS_VALID)) ==
|
|
|
|
(TPM_ACCESS_ACTIVE_LOCALITY | TPM_ACCESS_VALID))
|
|
|
|
return chip->vendor.locality = l;
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void release_locality(struct tpm_chip *chip, int l, int force)
|
|
|
|
{
|
|
|
|
if (force || (ioread8(chip->vendor.iobase + TPM_ACCESS(l)) &
|
|
|
|
(TPM_ACCESS_REQUEST_PENDING | TPM_ACCESS_VALID)) ==
|
|
|
|
(TPM_ACCESS_REQUEST_PENDING | TPM_ACCESS_VALID))
|
|
|
|
iowrite8(TPM_ACCESS_ACTIVE_LOCALITY,
|
|
|
|
chip->vendor.iobase + TPM_ACCESS(l));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int request_locality(struct tpm_chip *chip, int l)
|
|
|
|
{
|
2011-03-31 00:13:31 +08:00
|
|
|
unsigned long stop, timeout;
|
2006-04-22 17:38:03 +08:00
|
|
|
long rc;
|
|
|
|
|
|
|
|
if (check_locality(chip, l) >= 0)
|
|
|
|
return l;
|
|
|
|
|
|
|
|
iowrite8(TPM_ACCESS_REQUEST_USE,
|
|
|
|
chip->vendor.iobase + TPM_ACCESS(l));
|
|
|
|
|
2011-03-31 00:13:31 +08:00
|
|
|
stop = jiffies + chip->vendor.timeout_a;
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
if (chip->vendor.irq) {
|
2011-03-31 00:13:31 +08:00
|
|
|
again:
|
|
|
|
timeout = stop - jiffies;
|
|
|
|
if ((long)timeout <= 0)
|
|
|
|
return -1;
|
2006-04-22 17:38:19 +08:00
|
|
|
rc = wait_event_interruptible_timeout(chip->vendor.int_queue,
|
2006-04-22 17:38:03 +08:00
|
|
|
(check_locality
|
|
|
|
(chip, l) >= 0),
|
2011-03-31 00:13:31 +08:00
|
|
|
timeout);
|
2006-04-22 17:38:03 +08:00
|
|
|
if (rc > 0)
|
|
|
|
return l;
|
2011-03-31 00:13:31 +08:00
|
|
|
if (rc == -ERESTARTSYS && freezing(current)) {
|
|
|
|
clear_thread_flag(TIF_SIGPENDING);
|
|
|
|
goto again;
|
|
|
|
}
|
2006-04-22 17:38:03 +08:00
|
|
|
} else {
|
|
|
|
/* wait for burstcount */
|
|
|
|
do {
|
|
|
|
if (check_locality(chip, l) >= 0)
|
|
|
|
return l;
|
|
|
|
msleep(TPM_TIMEOUT);
|
|
|
|
}
|
|
|
|
while (time_before(jiffies, stop));
|
|
|
|
}
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static u8 tpm_tis_status(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
return ioread8(chip->vendor.iobase +
|
|
|
|
TPM_STS(chip->vendor.locality));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void tpm_tis_ready(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
/* this causes the current command to be aborted */
|
|
|
|
iowrite8(TPM_STS_COMMAND_READY,
|
|
|
|
chip->vendor.iobase + TPM_STS(chip->vendor.locality));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int get_burstcount(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
unsigned long stop;
|
|
|
|
int burstcnt;
|
|
|
|
|
|
|
|
/* wait for burstcount */
|
|
|
|
/* which timeout value, spec has 2 answers (c & d) */
|
2006-04-22 17:38:19 +08:00
|
|
|
stop = jiffies + chip->vendor.timeout_d;
|
2006-04-22 17:38:03 +08:00
|
|
|
do {
|
|
|
|
burstcnt = ioread8(chip->vendor.iobase +
|
|
|
|
TPM_STS(chip->vendor.locality) + 1);
|
|
|
|
burstcnt += ioread8(chip->vendor.iobase +
|
|
|
|
TPM_STS(chip->vendor.locality) +
|
|
|
|
2) << 8;
|
|
|
|
if (burstcnt)
|
|
|
|
return burstcnt;
|
|
|
|
msleep(TPM_TIMEOUT);
|
|
|
|
} while (time_before(jiffies, stop));
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
2006-04-22 17:39:31 +08:00
|
|
|
static int recv_data(struct tpm_chip *chip, u8 *buf, size_t count)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
|
|
|
int size = 0, burstcnt;
|
|
|
|
while (size < count &&
|
2011-09-17 01:39:40 +08:00
|
|
|
wait_for_tpm_stat(chip,
|
|
|
|
TPM_STS_DATA_AVAIL | TPM_STS_VALID,
|
|
|
|
chip->vendor.timeout_c,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.read_queue, true)
|
2006-04-22 17:38:03 +08:00
|
|
|
== 0) {
|
|
|
|
burstcnt = get_burstcount(chip);
|
|
|
|
for (; burstcnt > 0 && size < count; burstcnt--)
|
|
|
|
buf[size++] = ioread8(chip->vendor.iobase +
|
|
|
|
TPM_DATA_FIFO(chip->vendor.
|
|
|
|
locality));
|
|
|
|
}
|
|
|
|
return size;
|
|
|
|
}
|
|
|
|
|
2006-04-22 17:39:31 +08:00
|
|
|
static int tpm_tis_recv(struct tpm_chip *chip, u8 *buf, size_t count)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
|
|
|
int size = 0;
|
|
|
|
int expected, status;
|
|
|
|
|
|
|
|
if (count < TPM_HEADER_SIZE) {
|
|
|
|
size = -EIO;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read first 10 bytes, including tag, paramsize, and result */
|
|
|
|
if ((size =
|
|
|
|
recv_data(chip, buf, TPM_HEADER_SIZE)) < TPM_HEADER_SIZE) {
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_err(chip->pdev, "Unable to read header\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
expected = be32_to_cpu(*(__be32 *) (buf + 2));
|
|
|
|
if (expected > count) {
|
|
|
|
size = -EIO;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((size +=
|
|
|
|
recv_data(chip, &buf[TPM_HEADER_SIZE],
|
|
|
|
expected - TPM_HEADER_SIZE)) < expected) {
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_err(chip->pdev, "Unable to read remainder of result\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
size = -ETIME;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
2011-09-17 01:39:40 +08:00
|
|
|
wait_for_tpm_stat(chip, TPM_STS_VALID, chip->vendor.timeout_c,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.int_queue, false);
|
2006-04-22 17:38:03 +08:00
|
|
|
status = tpm_tis_status(chip);
|
|
|
|
if (status & TPM_STS_DATA_AVAIL) { /* retry? */
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_err(chip->pdev, "Error left over data\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
size = -EIO;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
out:
|
|
|
|
tpm_tis_ready(chip);
|
|
|
|
release_locality(chip, chip->vendor.locality, 0);
|
|
|
|
return size;
|
|
|
|
}
|
|
|
|
|
2012-01-13 07:02:20 +08:00
|
|
|
static bool itpm;
|
2009-09-11 04:09:35 +08:00
|
|
|
module_param(itpm, bool, 0444);
|
|
|
|
MODULE_PARM_DESC(itpm, "Force iTPM workarounds (found on some Lenovo laptops)");
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
/*
|
|
|
|
* If interrupts are used (signaled by an irq set in the vendor structure)
|
|
|
|
* tpm.c can skip polling for the data to be available as the interrupt is
|
|
|
|
* waited for here
|
|
|
|
*/
|
2011-03-31 00:13:33 +08:00
|
|
|
static int tpm_tis_send_data(struct tpm_chip *chip, u8 *buf, size_t len)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
|
|
|
int rc, status, burstcnt;
|
|
|
|
size_t count = 0;
|
|
|
|
|
|
|
|
if (request_locality(chip, 0) < 0)
|
|
|
|
return -EBUSY;
|
|
|
|
|
|
|
|
status = tpm_tis_status(chip);
|
|
|
|
if ((status & TPM_STS_COMMAND_READY) == 0) {
|
|
|
|
tpm_tis_ready(chip);
|
2011-09-17 01:39:40 +08:00
|
|
|
if (wait_for_tpm_stat
|
2006-04-22 17:38:03 +08:00
|
|
|
(chip, TPM_STS_COMMAND_READY, chip->vendor.timeout_b,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.int_queue, false) < 0) {
|
2006-04-22 17:38:03 +08:00
|
|
|
rc = -ETIME;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
while (count < len - 1) {
|
|
|
|
burstcnt = get_burstcount(chip);
|
|
|
|
for (; burstcnt > 0 && count < len - 1; burstcnt--) {
|
|
|
|
iowrite8(buf[count], chip->vendor.iobase +
|
|
|
|
TPM_DATA_FIFO(chip->vendor.locality));
|
|
|
|
count++;
|
|
|
|
}
|
|
|
|
|
2011-09-17 01:39:40 +08:00
|
|
|
wait_for_tpm_stat(chip, TPM_STS_VALID, chip->vendor.timeout_c,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.int_queue, false);
|
2006-04-22 17:38:03 +08:00
|
|
|
status = tpm_tis_status(chip);
|
2009-09-11 04:09:35 +08:00
|
|
|
if (!itpm && (status & TPM_STS_DATA_EXPECT) == 0) {
|
2006-04-22 17:38:03 +08:00
|
|
|
rc = -EIO;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* write last byte */
|
|
|
|
iowrite8(buf[count],
|
2011-03-31 00:13:33 +08:00
|
|
|
chip->vendor.iobase + TPM_DATA_FIFO(chip->vendor.locality));
|
2011-09-17 01:39:40 +08:00
|
|
|
wait_for_tpm_stat(chip, TPM_STS_VALID, chip->vendor.timeout_c,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.int_queue, false);
|
2006-04-22 17:38:03 +08:00
|
|
|
status = tpm_tis_status(chip);
|
|
|
|
if ((status & TPM_STS_DATA_EXPECT) != 0) {
|
|
|
|
rc = -EIO;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
|
2011-03-31 00:13:33 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
out_err:
|
|
|
|
tpm_tis_ready(chip);
|
|
|
|
release_locality(chip, chip->vendor.locality, 0);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
static void disable_interrupts(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
u32 intmask;
|
|
|
|
|
|
|
|
intmask =
|
|
|
|
ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
intmask &= ~TPM_GLOBAL_INT_ENABLE;
|
|
|
|
iowrite32(intmask,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
free_irq(chip->vendor.irq, chip);
|
|
|
|
chip->vendor.irq = 0;
|
|
|
|
}
|
|
|
|
|
2011-03-31 00:13:33 +08:00
|
|
|
/*
|
|
|
|
* If interrupts are used (signaled by an irq set in the vendor structure)
|
|
|
|
* tpm.c can skip polling for the data to be available as the interrupt is
|
|
|
|
* waited for here
|
|
|
|
*/
|
2014-09-25 06:41:10 +08:00
|
|
|
static int tpm_tis_send_main(struct tpm_chip *chip, u8 *buf, size_t len)
|
2011-03-31 00:13:33 +08:00
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
u32 ordinal;
|
2014-12-13 03:46:40 +08:00
|
|
|
unsigned long dur;
|
2011-03-31 00:13:33 +08:00
|
|
|
|
|
|
|
rc = tpm_tis_send_data(chip, buf, len);
|
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
/* go and do it */
|
|
|
|
iowrite8(TPM_STS_GO,
|
|
|
|
chip->vendor.iobase + TPM_STS(chip->vendor.locality));
|
|
|
|
|
|
|
|
if (chip->vendor.irq) {
|
|
|
|
ordinal = be32_to_cpu(*((__be32 *) (buf + 6)));
|
2014-12-13 03:46:40 +08:00
|
|
|
|
|
|
|
if (chip->flags & TPM_CHIP_FLAG_TPM2)
|
|
|
|
dur = tpm2_calc_ordinal_duration(chip, ordinal);
|
|
|
|
else
|
|
|
|
dur = tpm_calc_ordinal_duration(chip, ordinal);
|
|
|
|
|
2011-09-17 01:39:40 +08:00
|
|
|
if (wait_for_tpm_stat
|
2014-12-13 03:46:40 +08:00
|
|
|
(chip, TPM_STS_DATA_AVAIL | TPM_STS_VALID, dur,
|
2013-01-23 03:57:53 +08:00
|
|
|
&chip->vendor.read_queue, false) < 0) {
|
2006-04-22 17:38:03 +08:00
|
|
|
rc = -ETIME;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return len;
|
|
|
|
out_err:
|
|
|
|
tpm_tis_ready(chip);
|
|
|
|
release_locality(chip, chip->vendor.locality, 0);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
static int tpm_tis_send(struct tpm_chip *chip, u8 *buf, size_t len)
|
|
|
|
{
|
|
|
|
int rc, irq;
|
|
|
|
struct priv_data *priv = chip->vendor.priv;
|
|
|
|
|
|
|
|
if (!chip->vendor.irq || priv->irq_tested)
|
|
|
|
return tpm_tis_send_main(chip, buf, len);
|
|
|
|
|
|
|
|
/* Verify receipt of the expected IRQ */
|
|
|
|
irq = chip->vendor.irq;
|
|
|
|
chip->vendor.irq = 0;
|
|
|
|
rc = tpm_tis_send_main(chip, buf, len);
|
|
|
|
chip->vendor.irq = irq;
|
|
|
|
if (!priv->irq_tested)
|
|
|
|
msleep(1);
|
|
|
|
if (!priv->irq_tested) {
|
|
|
|
disable_interrupts(chip);
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_err(chip->pdev,
|
2014-09-25 06:41:10 +08:00
|
|
|
FW_BUG "TPM interrupt not working, polling instead\n");
|
|
|
|
}
|
|
|
|
priv->irq_tested = true;
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2014-05-22 08:26:44 +08:00
|
|
|
struct tis_vendor_timeout_override {
|
|
|
|
u32 did_vid;
|
|
|
|
unsigned long timeout_us[4];
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct tis_vendor_timeout_override vendor_timeout_overrides[] = {
|
|
|
|
/* Atmel 3204 */
|
|
|
|
{ 0x32041114, { (TIS_SHORT_TIMEOUT*1000), (TIS_LONG_TIMEOUT*1000),
|
|
|
|
(TIS_SHORT_TIMEOUT*1000), (TIS_SHORT_TIMEOUT*1000) } },
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool tpm_tis_update_timeouts(struct tpm_chip *chip,
|
|
|
|
unsigned long *timeout_cap)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
u32 did_vid;
|
|
|
|
|
|
|
|
did_vid = ioread32(chip->vendor.iobase + TPM_DID_VID(0));
|
|
|
|
|
|
|
|
for (i = 0; i != ARRAY_SIZE(vendor_timeout_overrides); i++) {
|
|
|
|
if (vendor_timeout_overrides[i].did_vid != did_vid)
|
|
|
|
continue;
|
|
|
|
memcpy(timeout_cap, vendor_timeout_overrides[i].timeout_us,
|
|
|
|
sizeof(vendor_timeout_overrides[i].timeout_us));
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-03-31 00:13:33 +08:00
|
|
|
/*
|
|
|
|
* Early probing for iTPM with STS_DATA_EXPECT flaw.
|
|
|
|
* Try sending command without itpm flag set and if that
|
|
|
|
* fails, repeat with itpm flag set.
|
|
|
|
*/
|
|
|
|
static int probe_itpm(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
int rc = 0;
|
|
|
|
u8 cmd_getticks[] = {
|
|
|
|
0x00, 0xc1, 0x00, 0x00, 0x00, 0x0a,
|
|
|
|
0x00, 0x00, 0x00, 0xf1
|
|
|
|
};
|
|
|
|
size_t len = sizeof(cmd_getticks);
|
2012-01-21 01:58:50 +08:00
|
|
|
bool rem_itpm = itpm;
|
2012-01-21 01:58:49 +08:00
|
|
|
u16 vendor = ioread16(chip->vendor.iobase + TPM_DID_VID(0));
|
|
|
|
|
|
|
|
/* probe only iTPMS */
|
|
|
|
if (vendor != TPM_VID_INTEL)
|
|
|
|
return 0;
|
2011-03-31 00:13:33 +08:00
|
|
|
|
2012-11-30 05:08:41 +08:00
|
|
|
itpm = false;
|
2011-03-31 00:13:33 +08:00
|
|
|
|
|
|
|
rc = tpm_tis_send_data(chip, cmd_getticks, len);
|
|
|
|
if (rc == 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
tpm_tis_ready(chip);
|
|
|
|
release_locality(chip, chip->vendor.locality, 0);
|
|
|
|
|
2012-11-30 05:08:41 +08:00
|
|
|
itpm = true;
|
2011-03-31 00:13:33 +08:00
|
|
|
|
|
|
|
rc = tpm_tis_send_data(chip, cmd_getticks, len);
|
|
|
|
if (rc == 0) {
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_info(chip->pdev, "Detected an iTPM.\n");
|
2011-03-31 00:13:33 +08:00
|
|
|
rc = 1;
|
|
|
|
} else
|
|
|
|
rc = -EFAULT;
|
|
|
|
|
|
|
|
out:
|
|
|
|
itpm = rem_itpm;
|
|
|
|
tpm_tis_ready(chip);
|
|
|
|
release_locality(chip, chip->vendor.locality, 0);
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2013-01-23 03:52:35 +08:00
|
|
|
static bool tpm_tis_req_canceled(struct tpm_chip *chip, u8 status)
|
|
|
|
{
|
|
|
|
switch (chip->vendor.manufacturer_id) {
|
|
|
|
case TPM_VID_WINBOND:
|
|
|
|
return ((status == TPM_STS_VALID) ||
|
|
|
|
(status == (TPM_STS_VALID | TPM_STS_COMMAND_READY)));
|
|
|
|
case TPM_VID_STM:
|
|
|
|
return (status == (TPM_STS_VALID | TPM_STS_COMMAND_READY));
|
|
|
|
default:
|
|
|
|
return (status == TPM_STS_COMMAND_READY);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-11-27 04:30:43 +08:00
|
|
|
static const struct tpm_class_ops tpm_tis = {
|
2006-04-22 17:38:03 +08:00
|
|
|
.status = tpm_tis_status,
|
|
|
|
.recv = tpm_tis_recv,
|
|
|
|
.send = tpm_tis_send,
|
|
|
|
.cancel = tpm_tis_ready,
|
2014-05-22 08:26:44 +08:00
|
|
|
.update_timeouts = tpm_tis_update_timeouts,
|
2006-04-22 17:38:03 +08:00
|
|
|
.req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
|
|
|
|
.req_complete_val = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
|
2013-01-23 03:52:35 +08:00
|
|
|
.req_canceled = tpm_tis_req_canceled,
|
2006-04-22 17:38:03 +08:00
|
|
|
};
|
|
|
|
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 21:55:46 +08:00
|
|
|
static irqreturn_t tis_int_probe(int irq, void *dev_id)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
2007-10-19 15:10:11 +08:00
|
|
|
struct tpm_chip *chip = dev_id;
|
2006-04-22 17:38:03 +08:00
|
|
|
u32 interrupt;
|
|
|
|
|
|
|
|
interrupt = ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
|
|
|
|
if (interrupt == 0)
|
|
|
|
return IRQ_NONE;
|
|
|
|
|
2011-03-31 00:13:32 +08:00
|
|
|
chip->vendor.probed_irq = irq;
|
2006-04-22 17:38:03 +08:00
|
|
|
|
|
|
|
/* Clear interrupts handled with TPM_EOI */
|
|
|
|
iowrite32(interrupt,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2007-10-31 17:20:49 +08:00
|
|
|
static irqreturn_t tis_int_handler(int dummy, void *dev_id)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
2007-10-19 15:10:11 +08:00
|
|
|
struct tpm_chip *chip = dev_id;
|
2006-04-22 17:38:03 +08:00
|
|
|
u32 interrupt;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
interrupt = ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
|
|
|
|
if (interrupt == 0)
|
|
|
|
return IRQ_NONE;
|
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
((struct priv_data *)chip->vendor.priv)->irq_tested = true;
|
2006-04-22 17:38:03 +08:00
|
|
|
if (interrupt & TPM_INTF_DATA_AVAIL_INT)
|
|
|
|
wake_up_interruptible(&chip->vendor.read_queue);
|
|
|
|
if (interrupt & TPM_INTF_LOCALITY_CHANGE_INT)
|
|
|
|
for (i = 0; i < 5; i++)
|
|
|
|
if (check_locality(chip, i) >= 0)
|
|
|
|
break;
|
|
|
|
if (interrupt &
|
|
|
|
(TPM_INTF_LOCALITY_CHANGE_INT | TPM_INTF_STS_VALID_INT |
|
|
|
|
TPM_INTF_CMD_READY_INT))
|
|
|
|
wake_up_interruptible(&chip->vendor.int_queue);
|
|
|
|
|
|
|
|
/* Clear interrupts handled with TPM_EOI */
|
|
|
|
iowrite32(interrupt,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
2006-07-14 15:24:30 +08:00
|
|
|
ioread32(chip->vendor.iobase + TPM_INT_STATUS(chip->vendor.locality));
|
2006-04-22 17:38:03 +08:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2012-11-30 05:08:41 +08:00
|
|
|
static bool interrupts = true;
|
2006-04-22 17:39:44 +08:00
|
|
|
module_param(interrupts, bool, 0444);
|
|
|
|
MODULE_PARM_DESC(interrupts, "Enable interrupts");
|
|
|
|
|
2014-12-13 03:46:34 +08:00
|
|
|
static void tpm_tis_remove(struct tpm_chip *chip)
|
|
|
|
{
|
2015-01-29 13:43:47 +08:00
|
|
|
if (chip->flags & TPM_CHIP_FLAG_TPM2)
|
|
|
|
tpm2_shutdown(chip, TPM2_SU_CLEAR);
|
|
|
|
|
2014-12-13 03:46:34 +08:00
|
|
|
iowrite32(~TPM_GLOBAL_INT_ENABLE &
|
|
|
|
ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.
|
|
|
|
locality)),
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
release_locality(chip, chip->vendor.locality, 1);
|
|
|
|
}
|
|
|
|
|
2014-12-13 03:46:35 +08:00
|
|
|
static int tpm_tis_init(struct device *dev, acpi_handle acpi_dev_handle,
|
|
|
|
resource_size_t start, resource_size_t len,
|
|
|
|
unsigned int irq)
|
2006-04-22 17:38:03 +08:00
|
|
|
{
|
|
|
|
u32 vendor, intfcaps, intmask;
|
2012-01-21 01:58:50 +08:00
|
|
|
int rc, i, irq_s, irq_e, probe;
|
2006-04-22 17:38:03 +08:00
|
|
|
struct tpm_chip *chip;
|
2014-09-25 06:41:10 +08:00
|
|
|
struct priv_data *priv;
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
priv = devm_kzalloc(dev, sizeof(struct priv_data), GFP_KERNEL);
|
|
|
|
if (priv == NULL)
|
|
|
|
return -ENOMEM;
|
2014-12-13 03:46:34 +08:00
|
|
|
|
|
|
|
chip = tpmm_chip_alloc(dev, &tpm_tis);
|
|
|
|
if (IS_ERR(chip))
|
|
|
|
return PTR_ERR(chip);
|
|
|
|
|
2014-09-25 06:41:10 +08:00
|
|
|
chip->vendor.priv = priv;
|
2014-12-13 03:46:40 +08:00
|
|
|
#ifdef CONFIG_ACPI
|
2014-12-13 03:46:35 +08:00
|
|
|
chip->acpi_dev_handle = acpi_dev_handle;
|
2014-12-13 03:46:40 +08:00
|
|
|
#endif
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2014-12-13 03:46:34 +08:00
|
|
|
chip->vendor.iobase = devm_ioremap(dev, start, len);
|
|
|
|
if (!chip->vendor.iobase)
|
|
|
|
return -EIO;
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2014-12-13 03:46:40 +08:00
|
|
|
/* Maximum timeouts */
|
|
|
|
chip->vendor.timeout_a = TIS_TIMEOUT_A_MAX;
|
|
|
|
chip->vendor.timeout_b = TIS_TIMEOUT_B_MAX;
|
|
|
|
chip->vendor.timeout_c = TIS_TIMEOUT_C_MAX;
|
|
|
|
chip->vendor.timeout_d = TIS_TIMEOUT_D_MAX;
|
2009-09-10 07:22:18 +08:00
|
|
|
|
2012-12-07 06:44:54 +08:00
|
|
|
if (wait_startup(chip, 0) != 0) {
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
|
2007-11-29 08:21:27 +08:00
|
|
|
if (request_locality(chip, 0) != 0) {
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
|
2015-02-04 22:21:09 +08:00
|
|
|
rc = tpm2_probe(chip);
|
|
|
|
if (rc)
|
|
|
|
goto out_err;
|
2014-12-13 03:46:40 +08:00
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
vendor = ioread32(chip->vendor.iobase + TPM_DID_VID(0));
|
2013-01-23 03:50:07 +08:00
|
|
|
chip->vendor.manufacturer_id = vendor;
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2014-12-13 03:46:40 +08:00
|
|
|
dev_info(dev, "%s TPM (device-id 0x%X, rev-id %d)\n",
|
|
|
|
(chip->flags & TPM_CHIP_FLAG_TPM2) ? "2.0" : "1.2",
|
2006-04-22 17:38:03 +08:00
|
|
|
vendor >> 16, ioread8(chip->vendor.iobase + TPM_RID(0)));
|
|
|
|
|
2011-03-31 00:13:33 +08:00
|
|
|
if (!itpm) {
|
2012-01-21 01:58:50 +08:00
|
|
|
probe = probe_itpm(chip);
|
|
|
|
if (probe < 0) {
|
2011-03-31 00:13:33 +08:00
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
2012-11-30 05:08:41 +08:00
|
|
|
itpm = !!probe;
|
2011-03-31 00:13:33 +08:00
|
|
|
}
|
|
|
|
|
2009-09-11 04:09:35 +08:00
|
|
|
if (itpm)
|
|
|
|
dev_info(dev, "Intel iTPM workaround enabled\n");
|
|
|
|
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
/* Figure out the capabilities */
|
|
|
|
intfcaps =
|
|
|
|
ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INTF_CAPS(chip->vendor.locality));
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "TPM interface capabilities (0x%x):\n",
|
2006-04-22 17:38:03 +08:00
|
|
|
intfcaps);
|
|
|
|
if (intfcaps & TPM_INTF_BURST_COUNT_STATIC)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tBurst Count Static\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_CMD_READY_INT)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tCommand Ready Int Support\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_INT_EDGE_FALLING)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tInterrupt Edge Falling\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_INT_EDGE_RISING)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tInterrupt Edge Rising\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_INT_LEVEL_LOW)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tInterrupt Level Low\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_INT_LEVEL_HIGH)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tInterrupt Level High\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_LOCALITY_CHANGE_INT)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tLocality Change Int Support\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_STS_VALID_INT)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tSts Valid Int Support\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
if (intfcaps & TPM_INTF_DATA_AVAIL_INT)
|
2006-07-14 15:24:31 +08:00
|
|
|
dev_dbg(dev, "\tData Avail Int Support\n");
|
2006-04-22 17:38:03 +08:00
|
|
|
|
|
|
|
/* INTERRUPT Setup */
|
|
|
|
init_waitqueue_head(&chip->vendor.read_queue);
|
|
|
|
init_waitqueue_head(&chip->vendor.int_queue);
|
|
|
|
|
|
|
|
intmask =
|
|
|
|
ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
|
|
|
|
intmask |= TPM_INTF_CMD_READY_INT
|
|
|
|
| TPM_INTF_LOCALITY_CHANGE_INT | TPM_INTF_DATA_AVAIL_INT
|
|
|
|
| TPM_INTF_STS_VALID_INT;
|
|
|
|
|
|
|
|
iowrite32(intmask,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
2007-10-17 14:26:46 +08:00
|
|
|
if (interrupts)
|
|
|
|
chip->vendor.irq = irq;
|
|
|
|
if (interrupts && !chip->vendor.irq) {
|
2011-03-31 00:13:32 +08:00
|
|
|
irq_s =
|
2006-04-22 17:39:44 +08:00
|
|
|
ioread8(chip->vendor.iobase +
|
|
|
|
TPM_INT_VECTOR(chip->vendor.locality));
|
2011-03-31 00:13:32 +08:00
|
|
|
if (irq_s) {
|
|
|
|
irq_e = irq_s;
|
|
|
|
} else {
|
|
|
|
irq_s = 3;
|
|
|
|
irq_e = 15;
|
|
|
|
}
|
2006-04-22 17:39:44 +08:00
|
|
|
|
2011-03-31 00:13:32 +08:00
|
|
|
for (i = irq_s; i <= irq_e && chip->vendor.irq == 0; i++) {
|
2006-04-22 17:39:44 +08:00
|
|
|
iowrite8(i, chip->vendor.iobase +
|
2011-03-31 00:13:32 +08:00
|
|
|
TPM_INT_VECTOR(chip->vendor.locality));
|
2014-12-13 03:46:34 +08:00
|
|
|
if (devm_request_irq
|
|
|
|
(dev, i, tis_int_probe, IRQF_SHARED,
|
2014-12-13 03:46:37 +08:00
|
|
|
chip->devname, chip) != 0) {
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_info(chip->pdev,
|
2006-04-22 17:39:44 +08:00
|
|
|
"Unable to request irq: %d for probe\n",
|
|
|
|
i);
|
|
|
|
continue;
|
|
|
|
}
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2006-04-22 17:39:44 +08:00
|
|
|
/* Clear all existing */
|
|
|
|
iowrite32(ioread32
|
|
|
|
(chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality)),
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
|
|
|
|
/* Turn on */
|
|
|
|
iowrite32(intmask | TPM_GLOBAL_INT_ENABLE,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
|
2011-03-31 00:13:32 +08:00
|
|
|
chip->vendor.probed_irq = 0;
|
|
|
|
|
2006-04-22 17:39:44 +08:00
|
|
|
/* Generate Interrupts */
|
2014-12-13 03:46:40 +08:00
|
|
|
if (chip->flags & TPM_CHIP_FLAG_TPM2)
|
2015-02-04 22:21:09 +08:00
|
|
|
tpm2_gen_interrupt(chip);
|
2014-12-13 03:46:40 +08:00
|
|
|
else
|
|
|
|
tpm_gen_interrupt(chip);
|
2006-04-22 17:39:44 +08:00
|
|
|
|
2011-03-31 00:13:32 +08:00
|
|
|
chip->vendor.irq = chip->vendor.probed_irq;
|
|
|
|
|
|
|
|
/* free_irq will call into tis_int_probe;
|
|
|
|
clear all irqs we haven't seen while doing
|
|
|
|
tpm_gen_interrupt */
|
|
|
|
iowrite32(ioread32
|
|
|
|
(chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality)),
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
|
2006-04-22 17:39:44 +08:00
|
|
|
/* Turn off */
|
|
|
|
iowrite32(intmask,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
2006-04-22 17:38:03 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
if (chip->vendor.irq) {
|
|
|
|
iowrite8(chip->vendor.irq,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_VECTOR(chip->vendor.locality));
|
2014-12-13 03:46:34 +08:00
|
|
|
if (devm_request_irq
|
|
|
|
(dev, chip->vendor.irq, tis_int_handler, IRQF_SHARED,
|
2014-12-13 03:46:37 +08:00
|
|
|
chip->devname, chip) != 0) {
|
2014-12-13 03:46:36 +08:00
|
|
|
dev_info(chip->pdev,
|
2006-04-22 17:39:44 +08:00
|
|
|
"Unable to request irq: %d for use\n",
|
|
|
|
chip->vendor.irq);
|
2006-04-22 17:38:03 +08:00
|
|
|
chip->vendor.irq = 0;
|
|
|
|
} else {
|
|
|
|
/* Clear all existing */
|
|
|
|
iowrite32(ioread32
|
|
|
|
(chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality)),
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_STATUS(chip->vendor.locality));
|
|
|
|
|
|
|
|
/* Turn on */
|
|
|
|
iowrite32(intmask | TPM_GLOBAL_INT_ENABLE,
|
|
|
|
chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-12-13 03:46:40 +08:00
|
|
|
if (chip->flags & TPM_CHIP_FLAG_TPM2) {
|
|
|
|
chip->vendor.timeout_a = msecs_to_jiffies(TPM2_TIMEOUT_A);
|
|
|
|
chip->vendor.timeout_b = msecs_to_jiffies(TPM2_TIMEOUT_B);
|
|
|
|
chip->vendor.timeout_c = msecs_to_jiffies(TPM2_TIMEOUT_C);
|
|
|
|
chip->vendor.timeout_d = msecs_to_jiffies(TPM2_TIMEOUT_D);
|
|
|
|
chip->vendor.duration[TPM_SHORT] =
|
|
|
|
msecs_to_jiffies(TPM2_DURATION_SHORT);
|
|
|
|
chip->vendor.duration[TPM_MEDIUM] =
|
|
|
|
msecs_to_jiffies(TPM2_DURATION_MEDIUM);
|
|
|
|
chip->vendor.duration[TPM_LONG] =
|
|
|
|
msecs_to_jiffies(TPM2_DURATION_LONG);
|
|
|
|
|
|
|
|
rc = tpm2_do_selftest(chip);
|
|
|
|
if (rc == TPM2_RC_INITIALIZE) {
|
|
|
|
dev_warn(dev, "Firmware has not started TPM\n");
|
|
|
|
rc = tpm2_startup(chip, TPM2_SU_CLEAR);
|
|
|
|
if (!rc)
|
|
|
|
rc = tpm2_do_selftest(chip);
|
|
|
|
}
|
2014-09-25 06:41:10 +08:00
|
|
|
|
2014-12-13 03:46:40 +08:00
|
|
|
if (rc) {
|
|
|
|
dev_err(dev, "TPM self test failed\n");
|
|
|
|
if (rc > 0)
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if (tpm_get_timeouts(chip)) {
|
|
|
|
dev_err(dev, "Could not get TPM timeouts and durations\n");
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tpm_do_selftest(chip)) {
|
|
|
|
dev_err(dev, "TPM self test failed\n");
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto out_err;
|
|
|
|
}
|
2014-09-25 06:41:10 +08:00
|
|
|
}
|
|
|
|
|
2014-12-13 03:46:34 +08:00
|
|
|
return tpm_chip_register(chip);
|
2006-04-22 17:38:03 +08:00
|
|
|
out_err:
|
2014-12-13 03:46:34 +08:00
|
|
|
tpm_tis_remove(chip);
|
2006-04-22 17:38:03 +08:00
|
|
|
return rc;
|
|
|
|
}
|
2011-07-17 13:04:24 +08:00
|
|
|
|
2013-11-27 04:30:46 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
2011-07-17 13:04:24 +08:00
|
|
|
static void tpm_tis_reenable_interrupts(struct tpm_chip *chip)
|
|
|
|
{
|
|
|
|
u32 intmask;
|
|
|
|
|
|
|
|
/* reenable interrupts that device may have lost or
|
|
|
|
BIOS/firmware may have disabled */
|
|
|
|
iowrite8(chip->vendor.irq, chip->vendor.iobase +
|
|
|
|
TPM_INT_VECTOR(chip->vendor.locality));
|
|
|
|
|
|
|
|
intmask =
|
|
|
|
ioread32(chip->vendor.iobase +
|
|
|
|
TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
|
|
|
|
intmask |= TPM_INTF_CMD_READY_INT
|
|
|
|
| TPM_INTF_LOCALITY_CHANGE_INT | TPM_INTF_DATA_AVAIL_INT
|
|
|
|
| TPM_INTF_STS_VALID_INT | TPM_GLOBAL_INT_ENABLE;
|
|
|
|
|
|
|
|
iowrite32(intmask,
|
|
|
|
chip->vendor.iobase + TPM_INT_ENABLE(chip->vendor.locality));
|
|
|
|
}
|
|
|
|
|
2013-09-12 05:23:13 +08:00
|
|
|
static int tpm_tis_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct tpm_chip *chip = dev_get_drvdata(dev);
|
2015-01-29 13:43:47 +08:00
|
|
|
int ret;
|
2013-09-12 05:23:13 +08:00
|
|
|
|
|
|
|
if (chip->vendor.irq)
|
|
|
|
tpm_tis_reenable_interrupts(chip);
|
|
|
|
|
2015-01-29 13:43:47 +08:00
|
|
|
ret = tpm_pm_resume(dev);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
2014-12-13 03:46:40 +08:00
|
|
|
|
2015-01-29 13:43:47 +08:00
|
|
|
/* TPM 1.2 requires self-test on resume. This function actually returns
|
|
|
|
* an error code but for unknown reason it isn't handled.
|
|
|
|
*/
|
|
|
|
if (!(chip->flags & TPM_CHIP_FLAG_TPM2))
|
|
|
|
tpm_do_selftest(chip);
|
2013-09-12 05:23:13 +08:00
|
|
|
|
2015-01-29 13:43:47 +08:00
|
|
|
return 0;
|
2013-09-12 05:23:13 +08:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static SIMPLE_DEV_PM_OPS(tpm_tis_pm, tpm_pm_suspend, tpm_tis_resume);
|
|
|
|
|
2010-05-14 04:37:54 +08:00
|
|
|
#ifdef CONFIG_PNP
|
2012-11-20 02:22:42 +08:00
|
|
|
static int tpm_tis_pnp_init(struct pnp_dev *pnp_dev,
|
2006-07-14 15:24:31 +08:00
|
|
|
const struct pnp_device_id *pnp_id)
|
|
|
|
{
|
2006-07-14 15:24:31 +08:00
|
|
|
resource_size_t start, len;
|
2007-10-17 14:26:46 +08:00
|
|
|
unsigned int irq = 0;
|
2014-12-13 03:46:35 +08:00
|
|
|
acpi_handle acpi_dev_handle = NULL;
|
2007-10-17 14:26:46 +08:00
|
|
|
|
2006-07-14 15:24:31 +08:00
|
|
|
start = pnp_mem_start(pnp_dev, 0);
|
|
|
|
len = pnp_mem_len(pnp_dev, 0);
|
|
|
|
|
2007-10-17 14:26:46 +08:00
|
|
|
if (pnp_irq_valid(pnp_dev, 0))
|
|
|
|
irq = pnp_irq(pnp_dev, 0);
|
|
|
|
else
|
2012-11-30 05:08:41 +08:00
|
|
|
interrupts = false;
|
2007-10-17 14:26:46 +08:00
|
|
|
|
2011-01-07 11:24:01 +08:00
|
|
|
if (is_itpm(pnp_dev))
|
2012-11-30 05:08:41 +08:00
|
|
|
itpm = true;
|
2011-01-07 11:24:01 +08:00
|
|
|
|
2015-01-22 07:42:50 +08:00
|
|
|
#ifdef CONFIG_ACPI
|
2014-12-13 03:46:35 +08:00
|
|
|
if (pnp_acpi_device(pnp_dev))
|
|
|
|
acpi_dev_handle = pnp_acpi_device(pnp_dev)->handle;
|
2015-01-22 07:42:50 +08:00
|
|
|
#endif
|
2014-12-13 03:46:35 +08:00
|
|
|
|
|
|
|
return tpm_tis_init(&pnp_dev->dev, acpi_dev_handle, start, len, irq);
|
2006-07-14 15:24:31 +08:00
|
|
|
}
|
|
|
|
|
2012-11-20 02:24:36 +08:00
|
|
|
static struct pnp_device_id tpm_pnp_tbl[] = {
|
2006-04-22 17:38:03 +08:00
|
|
|
{"PNP0C31", 0}, /* TPM */
|
2006-04-22 17:39:52 +08:00
|
|
|
{"ATM1200", 0}, /* Atmel */
|
|
|
|
{"IFX0102", 0}, /* Infineon */
|
|
|
|
{"BCM0101", 0}, /* Broadcom */
|
2008-07-26 10:44:56 +08:00
|
|
|
{"BCM0102", 0}, /* Broadcom */
|
2006-04-22 17:39:52 +08:00
|
|
|
{"NSC1200", 0}, /* National */
|
2008-07-11 08:30:42 +08:00
|
|
|
{"ICO0102", 0}, /* Intel */
|
2006-04-22 17:39:52 +08:00
|
|
|
/* Add new here */
|
|
|
|
{"", 0}, /* User Specified */
|
|
|
|
{"", 0} /* Terminator */
|
2006-04-22 17:38:03 +08:00
|
|
|
};
|
2009-11-03 09:05:50 +08:00
|
|
|
MODULE_DEVICE_TABLE(pnp, tpm_pnp_tbl);
|
2006-04-22 17:38:03 +08:00
|
|
|
|
2012-11-20 02:26:26 +08:00
|
|
|
static void tpm_tis_pnp_remove(struct pnp_dev *dev)
|
2008-10-11 06:04:39 +08:00
|
|
|
{
|
|
|
|
struct tpm_chip *chip = pnp_get_drvdata(dev);
|
2014-12-13 03:46:34 +08:00
|
|
|
tpm_chip_unregister(chip);
|
|
|
|
tpm_tis_remove(chip);
|
2008-10-11 06:04:39 +08:00
|
|
|
}
|
|
|
|
|
2006-04-22 17:38:03 +08:00
|
|
|
static struct pnp_driver tis_pnp_driver = {
|
|
|
|
.name = "tpm_tis",
|
|
|
|
.id_table = tpm_pnp_tbl,
|
|
|
|
.probe = tpm_tis_pnp_init,
|
2008-10-11 06:04:39 +08:00
|
|
|
.remove = tpm_tis_pnp_remove,
|
2013-09-12 05:23:13 +08:00
|
|
|
.driver = {
|
|
|
|
.pm = &tpm_tis_pm,
|
|
|
|
},
|
2006-04-22 17:38:03 +08:00
|
|
|
};
|
|
|
|
|
2006-04-22 17:39:52 +08:00
|
|
|
#define TIS_HID_USR_IDX sizeof(tpm_pnp_tbl)/sizeof(struct pnp_device_id) -2
|
|
|
|
module_param_string(hid, tpm_pnp_tbl[TIS_HID_USR_IDX].id,
|
|
|
|
sizeof(tpm_pnp_tbl[TIS_HID_USR_IDX].id), 0444);
|
|
|
|
MODULE_PARM_DESC(hid, "Set additional specific HID for this driver to probe");
|
2010-05-14 04:37:54 +08:00
|
|
|
#endif
|
2009-02-06 23:40:12 +08:00
|
|
|
|
|
|
|
static struct platform_driver tis_drv = {
|
|
|
|
.driver = {
|
2014-12-13 03:46:34 +08:00
|
|
|
.name = "tpm_tis",
|
2012-07-07 01:09:20 +08:00
|
|
|
.pm = &tpm_tis_pm,
|
2009-02-06 23:40:12 +08:00
|
|
|
},
|
2006-07-14 15:24:31 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device *pdev;
|
|
|
|
|
2012-01-13 07:02:20 +08:00
|
|
|
static bool force;
|
2006-07-14 15:24:31 +08:00
|
|
|
module_param(force, bool, 0444);
|
|
|
|
MODULE_PARM_DESC(force, "Force device probe rather than using ACPI entry");
|
2006-04-22 17:38:03 +08:00
|
|
|
static int __init init_tis(void)
|
|
|
|
{
|
2006-07-14 15:24:31 +08:00
|
|
|
int rc;
|
2010-05-14 04:37:54 +08:00
|
|
|
#ifdef CONFIG_PNP
|
|
|
|
if (!force)
|
|
|
|
return pnp_register_driver(&tis_pnp_driver);
|
|
|
|
#endif
|
2006-07-14 15:24:31 +08:00
|
|
|
|
2010-05-14 04:37:54 +08:00
|
|
|
rc = platform_driver_register(&tis_drv);
|
|
|
|
if (rc < 0)
|
2006-07-14 15:24:31 +08:00
|
|
|
return rc;
|
2013-04-25 15:07:47 +08:00
|
|
|
pdev = platform_device_register_simple("tpm_tis", -1, NULL, 0);
|
|
|
|
if (IS_ERR(pdev)) {
|
|
|
|
rc = PTR_ERR(pdev);
|
|
|
|
goto err_dev;
|
2006-07-14 15:24:31 +08:00
|
|
|
}
|
2014-12-13 03:46:35 +08:00
|
|
|
rc = tpm_tis_init(&pdev->dev, NULL, TIS_MEM_BASE, TIS_MEM_LEN, 0);
|
2013-04-25 15:07:47 +08:00
|
|
|
if (rc)
|
|
|
|
goto err_init;
|
|
|
|
return 0;
|
|
|
|
err_init:
|
|
|
|
platform_device_unregister(pdev);
|
|
|
|
err_dev:
|
|
|
|
platform_driver_unregister(&tis_drv);
|
2010-05-14 04:37:54 +08:00
|
|
|
return rc;
|
2006-04-22 17:38:03 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit cleanup_tis(void)
|
|
|
|
{
|
|
|
|
struct tpm_chip *chip;
|
2010-05-14 04:37:54 +08:00
|
|
|
#ifdef CONFIG_PNP
|
|
|
|
if (!force) {
|
2006-07-14 15:24:31 +08:00
|
|
|
pnp_unregister_driver(&tis_pnp_driver);
|
2010-05-14 04:37:54 +08:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
#endif
|
2014-12-13 03:46:34 +08:00
|
|
|
chip = dev_get_drvdata(&pdev->dev);
|
|
|
|
tpm_chip_unregister(chip);
|
|
|
|
tpm_tis_remove(chip);
|
2010-05-14 04:37:54 +08:00
|
|
|
platform_device_unregister(pdev);
|
|
|
|
platform_driver_unregister(&tis_drv);
|
2006-04-22 17:38:03 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
module_init(init_tis);
|
|
|
|
module_exit(cleanup_tis);
|
|
|
|
MODULE_AUTHOR("Leendert van Doorn (leendert@watson.ibm.com)");
|
|
|
|
MODULE_DESCRIPTION("TPM Driver");
|
|
|
|
MODULE_VERSION("2.0");
|
|
|
|
MODULE_LICENSE("GPL");
|