2015-07-24 13:33:18 +08:00
|
|
|
/*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
2015-12-23 08:00:33 +08:00
|
|
|
#include <dt-bindings/pinctrl/dm814x.h>
|
2015-07-24 13:33:18 +08:00
|
|
|
|
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
compatible = "ti,dm814";
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
|
i2c0 = &i2c1;
|
|
|
|
|
i2c1 = &i2c2;
|
|
|
|
|
serial0 = &uart1;
|
|
|
|
|
serial1 = &uart2;
|
|
|
|
|
serial2 = &uart3;
|
|
|
|
|
ethernet0 = &cpsw_emac0;
|
|
|
|
|
ethernet1 = &cpsw_emac1;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
cpu@0 {
|
|
|
|
|
compatible = "arm,cortex-a8";
|
|
|
|
|
device_type = "cpu";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pmu {
|
|
|
|
|
compatible = "arm,cortex-a8-pmu";
|
|
|
|
|
interrupts = <3>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The soc node represents the soc top level view. It is used for IPs
|
|
|
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
|
|
|
|
*/
|
|
|
|
|
soc {
|
|
|
|
|
compatible = "ti,omap-infra";
|
|
|
|
|
mpu {
|
|
|
|
|
compatible = "ti,omap3-mpu";
|
|
|
|
|
ti,hwmods = "mpu";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ocp {
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges;
|
|
|
|
|
ti,hwmods = "l3_main";
|
|
|
|
|
|
|
|
|
|
/*
|
2015-12-04 04:02:32 +08:00
|
|
|
* See TRM "Table 1-317. L4LS Instance Summary" for hints.
|
|
|
|
|
* It shows the module target agent registers though, so the
|
|
|
|
|
* actual device is typically 0x1000 before the target agent
|
|
|
|
|
* except in cases where the module is larger than 0x1000.
|
2015-07-24 13:33:18 +08:00
|
|
|
*/
|
|
|
|
|
l4ls: l4ls@48000000 {
|
|
|
|
|
compatible = "ti,dm814-l4ls", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x48000000 0x2000000>;
|
|
|
|
|
|
|
|
|
|
i2c1: i2c@28000 {
|
|
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c1";
|
|
|
|
|
reg = <0x28000 0x1000>;
|
|
|
|
|
interrupts = <70>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
elm: elm@80000 {
|
|
|
|
|
compatible = "ti,814-elm";
|
|
|
|
|
ti,hwmods = "elm";
|
|
|
|
|
reg = <0x80000 0x2000>;
|
|
|
|
|
interrupts = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio1: gpio@32000 {
|
|
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio1";
|
|
|
|
|
ti,gpio-always-on;
|
|
|
|
|
reg = <0x32000 0x2000>;
|
|
|
|
|
interrupts = <96>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio2: gpio@4c000 {
|
|
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio2";
|
|
|
|
|
ti,gpio-always-on;
|
|
|
|
|
reg = <0x4c000 0x2000>;
|
|
|
|
|
interrupts = <98>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c2: i2c@2a000 {
|
|
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c2";
|
|
|
|
|
reg = <0x2a000 0x1000>;
|
|
|
|
|
interrupts = <71>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcspi1: spi@30000 {
|
|
|
|
|
compatible = "ti,omap4-mcspi";
|
|
|
|
|
reg = <0x30000 0x1000>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
interrupts = <65>;
|
|
|
|
|
ti,spi-num-cs = <4>;
|
|
|
|
|
ti,hwmods = "mcspi1";
|
2015-12-23 08:00:37 +08:00
|
|
|
dmas = <&edma 16 0 &edma 17 0
|
|
|
|
|
&edma 18 0 &edma 19 0>;
|
2015-07-24 13:33:18 +08:00
|
|
|
dma-names = "tx0", "rx0", "tx1", "rx1";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer1: timer@2e000 {
|
|
|
|
|
compatible = "ti,dm814-timer";
|
|
|
|
|
reg = <0x2e000 0x2000>;
|
|
|
|
|
interrupts = <67>;
|
|
|
|
|
ti,hwmods = "timer1";
|
|
|
|
|
ti,timer-alwon;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart1: uart@20000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart1";
|
|
|
|
|
reg = <0x20000 0x2000>;
|
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
|
interrupts = <72>;
|
2015-12-23 08:00:37 +08:00
|
|
|
dmas = <&edma 26 0 &edma 27 0>;
|
2015-07-24 13:33:18 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart2: uart@22000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart2";
|
|
|
|
|
reg = <0x22000 0x2000>;
|
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
|
interrupts = <73>;
|
2015-12-23 08:00:37 +08:00
|
|
|
dmas = <&edma 28 0 &edma 29 0>;
|
2015-07-24 13:33:18 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart3: uart@24000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart3";
|
|
|
|
|
reg = <0x24000 0x2000>;
|
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
|
interrupts = <74>;
|
2015-12-23 08:00:37 +08:00
|
|
|
dmas = <&edma 30 0 &edma 31 0>;
|
2015-07-24 13:33:18 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer2: timer@40000 {
|
|
|
|
|
compatible = "ti,dm814-timer";
|
|
|
|
|
reg = <0x40000 0x2000>;
|
|
|
|
|
interrupts = <68>;
|
|
|
|
|
ti,hwmods = "timer2";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer3: timer@42000 {
|
|
|
|
|
compatible = "ti,dm814-timer";
|
|
|
|
|
reg = <0x42000 0x2000>;
|
|
|
|
|
interrupts = <69>;
|
|
|
|
|
ti,hwmods = "timer3";
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-23 08:00:45 +08:00
|
|
|
mmc1: mmc@60000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc1";
|
|
|
|
|
dmas = <&edma 24 0
|
|
|
|
|
&edma 25 0>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
interrupts = <64>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x60000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mmc2: mmc@1d8000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc2";
|
|
|
|
|
dmas = <&edma 2 0
|
|
|
|
|
&edma 3 0>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
interrupts = <28>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x1d8000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-09-14 22:07:28 +08:00
|
|
|
control: control@140000 {
|
2015-07-24 13:33:18 +08:00
|
|
|
compatible = "ti,dm814-scm", "simple-bus";
|
2015-12-04 04:02:32 +08:00
|
|
|
reg = <0x140000 0x20000>;
|
2015-07-24 13:33:18 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2015-12-04 04:02:32 +08:00
|
|
|
ranges = <0 0x140000 0x20000>;
|
2015-07-24 13:33:18 +08:00
|
|
|
|
|
|
|
|
scm_conf: scm_conf@0 {
|
|
|
|
|
compatible = "syscon";
|
|
|
|
|
reg = <0x0 0x800>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
|
|
scm_clocks: clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
scm_clockdomains: clockdomains {
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-23 08:00:37 +08:00
|
|
|
edma_xbar: dma-router@f90 {
|
|
|
|
|
compatible = "ti,am335x-edma-crossbar";
|
|
|
|
|
reg = <0xf90 0x40>;
|
|
|
|
|
#dma-cells = <3>;
|
|
|
|
|
dma-requests = <32>;
|
|
|
|
|
dma-masters = <&edma>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-04 04:02:32 +08:00
|
|
|
/*
|
|
|
|
|
* Note that silicon revision 2.1 and older
|
|
|
|
|
* require input enabled (bit 18 set) for all
|
|
|
|
|
* 3.3V I/Os to avoid cumulative hardware damage.
|
|
|
|
|
* For more info, see errata advisory 2.1.87.
|
|
|
|
|
* We leave bit 18 out of function-mask and rely
|
|
|
|
|
* on the bootloader for it.
|
|
|
|
|
*/
|
2015-07-24 13:33:18 +08:00
|
|
|
pincntl: pinmux@800 {
|
|
|
|
|
compatible = "pinctrl-single";
|
2015-12-04 04:02:32 +08:00
|
|
|
reg = <0x800 0x438>;
|
2015-07-24 13:33:18 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
pinctrl-single,register-width = <32>;
|
2015-12-04 04:02:32 +08:00
|
|
|
pinctrl-single,function-mask = <0x307ff>;
|
2015-07-24 13:33:18 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
prcm: prcm@180000 {
|
|
|
|
|
compatible = "ti,dm814-prcm", "simple-bus";
|
2015-12-04 03:35:41 +08:00
|
|
|
reg = <0x180000 0x2000>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x180000 0x2000>;
|
2015-07-24 13:33:18 +08:00
|
|
|
|
|
|
|
|
prcm_clocks: clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
prcm_clockdomains: clockdomains {
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-04 03:35:41 +08:00
|
|
|
/* See TRM PLL_SUBSYS_BASE and "PLLSS Registers" */
|
2015-07-24 13:33:18 +08:00
|
|
|
pllss: pllss@1c5000 {
|
|
|
|
|
compatible = "ti,dm814-pllss", "simple-bus";
|
2015-12-04 03:35:41 +08:00
|
|
|
reg = <0x1c5000 0x1000>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x1c5000 0x1000>;
|
2015-07-24 13:33:18 +08:00
|
|
|
|
|
|
|
|
pllss_clocks: clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pllss_clockdomains: clockdomains {
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
wdt1: wdt@1c7000 {
|
|
|
|
|
compatible = "ti,omap3-wdt";
|
|
|
|
|
ti,hwmods = "wd_timer";
|
|
|
|
|
reg = <0x1c7000 0x1000>;
|
|
|
|
|
interrupts = <91>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
intc: interrupt-controller@48200000 {
|
|
|
|
|
compatible = "ti,dm814-intc";
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
reg = <0x48200000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-23 08:00:45 +08:00
|
|
|
/* Board must configure evtmux with edma_xbar for EDMA */
|
|
|
|
|
mmc3: mmc@47810000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc3";
|
|
|
|
|
interrupts = <29>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x47810000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-07-24 13:33:18 +08:00
|
|
|
edma: edma@49000000 {
|
2015-12-23 08:00:37 +08:00
|
|
|
compatible = "ti,edma3-tpcc";
|
|
|
|
|
ti,hwmods = "tpcc";
|
|
|
|
|
reg = <0x49000000 0x10000>;
|
|
|
|
|
reg-names = "edma3_cc";
|
2015-07-24 13:33:18 +08:00
|
|
|
interrupts = <12 13 14>;
|
2015-12-23 08:00:37 +08:00
|
|
|
interrupt-names = "edma3_ccint", "emda3_mperr",
|
|
|
|
|
"edma3_ccerrint";
|
|
|
|
|
dma-requests = <64>;
|
|
|
|
|
#dma-cells = <2>;
|
|
|
|
|
|
|
|
|
|
ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
|
|
|
|
|
<&edma_tptc2 3>, <&edma_tptc3 0>;
|
|
|
|
|
|
|
|
|
|
ti,edma-memcpy-channels = <20 21>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc0: tptc@49800000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc0";
|
|
|
|
|
reg = <0x49800000 0x100000>;
|
|
|
|
|
interrupts = <112>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc1: tptc@49900000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc1";
|
|
|
|
|
reg = <0x49900000 0x100000>;
|
|
|
|
|
interrupts = <113>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc2: tptc@49a00000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc2";
|
|
|
|
|
reg = <0x49a00000 0x100000>;
|
|
|
|
|
interrupts = <114>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc3: tptc@49b00000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc3";
|
|
|
|
|
reg = <0x49b00000 0x100000>;
|
|
|
|
|
interrupts = <115>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
2015-07-24 13:33:18 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* See TRM "Table 1-318. L4HS Instance Summary" */
|
|
|
|
|
l4hs: l4hs@4a000000 {
|
|
|
|
|
compatible = "ti,dm814-l4hs", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x4a000000 0x1b4040>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* REVISIT: Move to live under l4hs once driver is fixed */
|
|
|
|
|
mac: ethernet@4a100000 {
|
|
|
|
|
compatible = "ti,cpsw";
|
|
|
|
|
ti,hwmods = "cpgmac0";
|
|
|
|
|
clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
|
|
|
|
|
clock-names = "fck", "cpts";
|
|
|
|
|
cpdma_channels = <8>;
|
|
|
|
|
ale_entries = <1024>;
|
|
|
|
|
bd_ram_size = <0x2000>;
|
|
|
|
|
no_bd_ram = <0>;
|
|
|
|
|
rx_descs = <64>;
|
|
|
|
|
mac_control = <0x20>;
|
|
|
|
|
slaves = <2>;
|
|
|
|
|
active_slave = <0>;
|
|
|
|
|
cpts_clock_mult = <0x80000000>;
|
|
|
|
|
cpts_clock_shift = <29>;
|
|
|
|
|
reg = <0x4a100000 0x800
|
|
|
|
|
0x4a100900 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
/*
|
|
|
|
|
* c0_rx_thresh_pend
|
|
|
|
|
* c0_rx_pend
|
|
|
|
|
* c0_tx_pend
|
|
|
|
|
* c0_misc_pend
|
|
|
|
|
*/
|
|
|
|
|
interrupts = <40 41 42 43>;
|
|
|
|
|
ranges;
|
|
|
|
|
syscon = <&scm_conf>;
|
|
|
|
|
|
|
|
|
|
davinci_mdio: mdio@4a100800 {
|
|
|
|
|
compatible = "ti,davinci_mdio";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "davinci_mdio";
|
|
|
|
|
bus_freq = <1000000>;
|
|
|
|
|
reg = <0x4a100800 0x100>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac0: slave@4a100200 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac1: slave@4a100300 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
|
|
|
|
|
2015-09-14 22:07:28 +08:00
|
|
|
phy_sel: cpsw-phy-sel@48140650 {
|
2015-07-24 13:33:18 +08:00
|
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
2015-09-14 22:07:28 +08:00
|
|
|
reg= <0x48140650 0x4>;
|
2015-07-24 13:33:18 +08:00
|
|
|
reg-names = "gmii-sel";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
2015-07-24 13:33:18 +08:00
|
|
|
|
|
|
|
|
#include "dm814x-clocks.dtsi"
|
