x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# x86 Opcode Maps
|
|
|
|
|
#
|
|
|
|
|
#<Opcode maps>
|
|
|
|
|
# Table: table-name
|
|
|
|
|
# Referrer: escaped-name
|
2009-10-28 04:42:27 +08:00
|
|
|
# AVXcode: avx-code
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
|
|
|
|
|
# (or)
|
|
|
|
|
# opcode: escape # escaped-name
|
|
|
|
|
# EndTable
|
|
|
|
|
#
|
|
|
|
|
#<group maps>
|
|
|
|
|
# GrpTable: GrpXXX
|
|
|
|
|
# reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
|
|
|
|
|
# EndTable
|
|
|
|
|
#
|
2009-10-28 04:42:27 +08:00
|
|
|
# AVX Superscripts
|
|
|
|
|
# (VEX): this opcode can accept VEX prefix.
|
|
|
|
|
# (oVEX): this opcode requires VEX prefix.
|
|
|
|
|
# (o128): this opcode only supports 128bit VEX.
|
|
|
|
|
# (o256): this opcode only supports 256bit VEX.
|
|
|
|
|
#
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
|
|
|
|
|
Table: one byte opcode
|
|
|
|
|
Referrer:
|
2009-10-28 04:42:27 +08:00
|
|
|
AVXcode:
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x00 - 0x0f
|
|
|
|
|
00: ADD Eb,Gb
|
|
|
|
|
01: ADD Ev,Gv
|
|
|
|
|
02: ADD Gb,Eb
|
|
|
|
|
03: ADD Gv,Ev
|
|
|
|
|
04: ADD AL,Ib
|
|
|
|
|
05: ADD rAX,Iz
|
|
|
|
|
06: PUSH ES (i64)
|
|
|
|
|
07: POP ES (i64)
|
|
|
|
|
08: OR Eb,Gb
|
|
|
|
|
09: OR Ev,Gv
|
|
|
|
|
0a: OR Gb,Eb
|
|
|
|
|
0b: OR Gv,Ev
|
|
|
|
|
0c: OR AL,Ib
|
|
|
|
|
0d: OR rAX,Iz
|
|
|
|
|
0e: PUSH CS (i64)
|
|
|
|
|
0f: escape # 2-byte escape
|
|
|
|
|
# 0x10 - 0x1f
|
|
|
|
|
10: ADC Eb,Gb
|
|
|
|
|
11: ADC Ev,Gv
|
|
|
|
|
12: ADC Gb,Eb
|
|
|
|
|
13: ADC Gv,Ev
|
|
|
|
|
14: ADC AL,Ib
|
|
|
|
|
15: ADC rAX,Iz
|
|
|
|
|
16: PUSH SS (i64)
|
|
|
|
|
17: POP SS (i64)
|
|
|
|
|
18: SBB Eb,Gb
|
|
|
|
|
19: SBB Ev,Gv
|
|
|
|
|
1a: SBB Gb,Eb
|
|
|
|
|
1b: SBB Gv,Ev
|
|
|
|
|
1c: SBB AL,Ib
|
|
|
|
|
1d: SBB rAX,Iz
|
|
|
|
|
1e: PUSH DS (i64)
|
|
|
|
|
1f: POP DS (i64)
|
|
|
|
|
# 0x20 - 0x2f
|
|
|
|
|
20: AND Eb,Gb
|
|
|
|
|
21: AND Ev,Gv
|
|
|
|
|
22: AND Gb,Eb
|
|
|
|
|
23: AND Gv,Ev
|
|
|
|
|
24: AND AL,Ib
|
|
|
|
|
25: AND rAx,Iz
|
|
|
|
|
26: SEG=ES (Prefix)
|
|
|
|
|
27: DAA (i64)
|
|
|
|
|
28: SUB Eb,Gb
|
|
|
|
|
29: SUB Ev,Gv
|
|
|
|
|
2a: SUB Gb,Eb
|
|
|
|
|
2b: SUB Gv,Ev
|
|
|
|
|
2c: SUB AL,Ib
|
|
|
|
|
2d: SUB rAX,Iz
|
|
|
|
|
2e: SEG=CS (Prefix)
|
|
|
|
|
2f: DAS (i64)
|
|
|
|
|
# 0x30 - 0x3f
|
|
|
|
|
30: XOR Eb,Gb
|
|
|
|
|
31: XOR Ev,Gv
|
|
|
|
|
32: XOR Gb,Eb
|
|
|
|
|
33: XOR Gv,Ev
|
|
|
|
|
34: XOR AL,Ib
|
|
|
|
|
35: XOR rAX,Iz
|
|
|
|
|
36: SEG=SS (Prefix)
|
|
|
|
|
37: AAA (i64)
|
|
|
|
|
38: CMP Eb,Gb
|
|
|
|
|
39: CMP Ev,Gv
|
|
|
|
|
3a: CMP Gb,Eb
|
|
|
|
|
3b: CMP Gv,Ev
|
|
|
|
|
3c: CMP AL,Ib
|
|
|
|
|
3d: CMP rAX,Iz
|
|
|
|
|
3e: SEG=DS (Prefix)
|
|
|
|
|
3f: AAS (i64)
|
|
|
|
|
# 0x40 - 0x4f
|
|
|
|
|
40: INC eAX (i64) | REX (o64)
|
|
|
|
|
41: INC eCX (i64) | REX.B (o64)
|
|
|
|
|
42: INC eDX (i64) | REX.X (o64)
|
|
|
|
|
43: INC eBX (i64) | REX.XB (o64)
|
|
|
|
|
44: INC eSP (i64) | REX.R (o64)
|
|
|
|
|
45: INC eBP (i64) | REX.RB (o64)
|
|
|
|
|
46: INC eSI (i64) | REX.RX (o64)
|
|
|
|
|
47: INC eDI (i64) | REX.RXB (o64)
|
|
|
|
|
48: DEC eAX (i64) | REX.W (o64)
|
|
|
|
|
49: DEC eCX (i64) | REX.WB (o64)
|
|
|
|
|
4a: DEC eDX (i64) | REX.WX (o64)
|
|
|
|
|
4b: DEC eBX (i64) | REX.WXB (o64)
|
|
|
|
|
4c: DEC eSP (i64) | REX.WR (o64)
|
|
|
|
|
4d: DEC eBP (i64) | REX.WRB (o64)
|
|
|
|
|
4e: DEC eSI (i64) | REX.WRX (o64)
|
|
|
|
|
4f: DEC eDI (i64) | REX.WRXB (o64)
|
|
|
|
|
# 0x50 - 0x5f
|
|
|
|
|
50: PUSH rAX/r8 (d64)
|
|
|
|
|
51: PUSH rCX/r9 (d64)
|
|
|
|
|
52: PUSH rDX/r10 (d64)
|
|
|
|
|
53: PUSH rBX/r11 (d64)
|
|
|
|
|
54: PUSH rSP/r12 (d64)
|
|
|
|
|
55: PUSH rBP/r13 (d64)
|
|
|
|
|
56: PUSH rSI/r14 (d64)
|
|
|
|
|
57: PUSH rDI/r15 (d64)
|
|
|
|
|
58: POP rAX/r8 (d64)
|
|
|
|
|
59: POP rCX/r9 (d64)
|
|
|
|
|
5a: POP rDX/r10 (d64)
|
|
|
|
|
5b: POP rBX/r11 (d64)
|
|
|
|
|
5c: POP rSP/r12 (d64)
|
|
|
|
|
5d: POP rBP/r13 (d64)
|
|
|
|
|
5e: POP rSI/r14 (d64)
|
|
|
|
|
5f: POP rDI/r15 (d64)
|
|
|
|
|
# 0x60 - 0x6f
|
|
|
|
|
60: PUSHA/PUSHAD (i64)
|
|
|
|
|
61: POPA/POPAD (i64)
|
|
|
|
|
62: BOUND Gv,Ma (i64)
|
|
|
|
|
63: ARPL Ew,Gw (i64) | MOVSXD Gv,Ev (o64)
|
|
|
|
|
64: SEG=FS (Prefix)
|
|
|
|
|
65: SEG=GS (Prefix)
|
|
|
|
|
66: Operand-Size (Prefix)
|
|
|
|
|
67: Address-Size (Prefix)
|
|
|
|
|
68: PUSH Iz (d64)
|
|
|
|
|
69: IMUL Gv,Ev,Iz
|
|
|
|
|
6a: PUSH Ib (d64)
|
|
|
|
|
6b: IMUL Gv,Ev,Ib
|
|
|
|
|
6c: INS/INSB Yb,DX
|
|
|
|
|
6d: INS/INSW/INSD Yz,DX
|
|
|
|
|
6e: OUTS/OUTSB DX,Xb
|
|
|
|
|
6f: OUTS/OUTSW/OUTSD DX,Xz
|
|
|
|
|
# 0x70 - 0x7f
|
|
|
|
|
70: JO Jb
|
|
|
|
|
71: JNO Jb
|
|
|
|
|
72: JB/JNAE/JC Jb
|
|
|
|
|
73: JNB/JAE/JNC Jb
|
|
|
|
|
74: JZ/JE Jb
|
|
|
|
|
75: JNZ/JNE Jb
|
|
|
|
|
76: JBE/JNA Jb
|
|
|
|
|
77: JNBE/JA Jb
|
|
|
|
|
78: JS Jb
|
|
|
|
|
79: JNS Jb
|
|
|
|
|
7a: JP/JPE Jb
|
|
|
|
|
7b: JNP/JPO Jb
|
|
|
|
|
7c: JL/JNGE Jb
|
|
|
|
|
7d: JNL/JGE Jb
|
|
|
|
|
7e: JLE/JNG Jb
|
|
|
|
|
7f: JNLE/JG Jb
|
|
|
|
|
# 0x80 - 0x8f
|
|
|
|
|
80: Grp1 Eb,Ib (1A)
|
|
|
|
|
81: Grp1 Ev,Iz (1A)
|
|
|
|
|
82: Grp1 Eb,Ib (1A),(i64)
|
|
|
|
|
83: Grp1 Ev,Ib (1A)
|
|
|
|
|
84: TEST Eb,Gb
|
|
|
|
|
85: TEST Ev,Gv
|
|
|
|
|
86: XCHG Eb,Gb
|
|
|
|
|
87: XCHG Ev,Gv
|
|
|
|
|
88: MOV Eb,Gb
|
|
|
|
|
89: MOV Ev,Gv
|
|
|
|
|
8a: MOV Gb,Eb
|
|
|
|
|
8b: MOV Gv,Ev
|
|
|
|
|
8c: MOV Ev,Sw
|
|
|
|
|
8d: LEA Gv,M
|
|
|
|
|
8e: MOV Sw,Ew
|
|
|
|
|
8f: Grp1A (1A) | POP Ev (d64)
|
|
|
|
|
# 0x90 - 0x9f
|
|
|
|
|
90: NOP | PAUSE (F3) | XCHG r8,rAX
|
|
|
|
|
91: XCHG rCX/r9,rAX
|
|
|
|
|
92: XCHG rDX/r10,rAX
|
|
|
|
|
93: XCHG rBX/r11,rAX
|
|
|
|
|
94: XCHG rSP/r12,rAX
|
|
|
|
|
95: XCHG rBP/r13,rAX
|
|
|
|
|
96: XCHG rSI/r14,rAX
|
|
|
|
|
97: XCHG rDI/r15,rAX
|
|
|
|
|
98: CBW/CWDE/CDQE
|
|
|
|
|
99: CWD/CDQ/CQO
|
|
|
|
|
9a: CALLF Ap (i64)
|
|
|
|
|
9b: FWAIT/WAIT
|
|
|
|
|
9c: PUSHF/D/Q Fv (d64)
|
|
|
|
|
9d: POPF/D/Q Fv (d64)
|
|
|
|
|
9e: SAHF
|
|
|
|
|
9f: LAHF
|
|
|
|
|
# 0xa0 - 0xaf
|
|
|
|
|
a0: MOV AL,Ob
|
|
|
|
|
a1: MOV rAX,Ov
|
|
|
|
|
a2: MOV Ob,AL
|
|
|
|
|
a3: MOV Ov,rAX
|
|
|
|
|
a4: MOVS/B Xb,Yb
|
|
|
|
|
a5: MOVS/W/D/Q Xv,Yv
|
|
|
|
|
a6: CMPS/B Xb,Yb
|
|
|
|
|
a7: CMPS/W/D Xv,Yv
|
|
|
|
|
a8: TEST AL,Ib
|
|
|
|
|
a9: TEST rAX,Iz
|
|
|
|
|
aa: STOS/B Yb,AL
|
|
|
|
|
ab: STOS/W/D/Q Yv,rAX
|
|
|
|
|
ac: LODS/B AL,Xb
|
|
|
|
|
ad: LODS/W/D/Q rAX,Xv
|
|
|
|
|
ae: SCAS/B AL,Yb
|
|
|
|
|
af: SCAS/W/D/Q rAX,Xv
|
|
|
|
|
# 0xb0 - 0xbf
|
|
|
|
|
b0: MOV AL/R8L,Ib
|
|
|
|
|
b1: MOV CL/R9L,Ib
|
|
|
|
|
b2: MOV DL/R10L,Ib
|
|
|
|
|
b3: MOV BL/R11L,Ib
|
|
|
|
|
b4: MOV AH/R12L,Ib
|
|
|
|
|
b5: MOV CH/R13L,Ib
|
|
|
|
|
b6: MOV DH/R14L,Ib
|
|
|
|
|
b7: MOV BH/R15L,Ib
|
|
|
|
|
b8: MOV rAX/r8,Iv
|
|
|
|
|
b9: MOV rCX/r9,Iv
|
|
|
|
|
ba: MOV rDX/r10,Iv
|
|
|
|
|
bb: MOV rBX/r11,Iv
|
|
|
|
|
bc: MOV rSP/r12,Iv
|
|
|
|
|
bd: MOV rBP/r13,Iv
|
|
|
|
|
be: MOV rSI/r14,Iv
|
|
|
|
|
bf: MOV rDI/r15,Iv
|
|
|
|
|
# 0xc0 - 0xcf
|
|
|
|
|
c0: Grp2 Eb,Ib (1A)
|
|
|
|
|
c1: Grp2 Ev,Ib (1A)
|
|
|
|
|
c2: RETN Iw (f64)
|
|
|
|
|
c3: RETN
|
2009-10-28 04:42:27 +08:00
|
|
|
c4: LES Gz,Mp (i64) | 3bytes-VEX (Prefix)
|
|
|
|
|
c5: LDS Gz,Mp (i64) | 2bytes-VEX (Prefix)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
c6: Grp11 Eb,Ib (1A)
|
|
|
|
|
c7: Grp11 Ev,Iz (1A)
|
|
|
|
|
c8: ENTER Iw,Ib
|
|
|
|
|
c9: LEAVE (d64)
|
|
|
|
|
ca: RETF Iw
|
|
|
|
|
cb: RETF
|
|
|
|
|
cc: INT3
|
|
|
|
|
cd: INT Ib
|
|
|
|
|
ce: INTO (i64)
|
|
|
|
|
cf: IRET/D/Q
|
|
|
|
|
# 0xd0 - 0xdf
|
|
|
|
|
d0: Grp2 Eb,1 (1A)
|
|
|
|
|
d1: Grp2 Ev,1 (1A)
|
|
|
|
|
d2: Grp2 Eb,CL (1A)
|
|
|
|
|
d3: Grp2 Ev,CL (1A)
|
|
|
|
|
d4: AAM Ib (i64)
|
|
|
|
|
d5: AAD Ib (i64)
|
|
|
|
|
d6:
|
|
|
|
|
d7: XLAT/XLATB
|
|
|
|
|
d8: ESC
|
|
|
|
|
d9: ESC
|
|
|
|
|
da: ESC
|
|
|
|
|
db: ESC
|
|
|
|
|
dc: ESC
|
|
|
|
|
dd: ESC
|
|
|
|
|
de: ESC
|
|
|
|
|
df: ESC
|
|
|
|
|
# 0xe0 - 0xef
|
|
|
|
|
e0: LOOPNE/LOOPNZ Jb (f64)
|
|
|
|
|
e1: LOOPE/LOOPZ Jb (f64)
|
|
|
|
|
e2: LOOP Jb (f64)
|
|
|
|
|
e3: JrCXZ Jb (f64)
|
|
|
|
|
e4: IN AL,Ib
|
|
|
|
|
e5: IN eAX,Ib
|
|
|
|
|
e6: OUT Ib,AL
|
|
|
|
|
e7: OUT Ib,eAX
|
|
|
|
|
e8: CALL Jz (f64)
|
|
|
|
|
e9: JMP-near Jz (f64)
|
|
|
|
|
ea: JMP-far Ap (i64)
|
|
|
|
|
eb: JMP-short Jb (f64)
|
|
|
|
|
ec: IN AL,DX
|
|
|
|
|
ed: IN eAX,DX
|
|
|
|
|
ee: OUT DX,AL
|
|
|
|
|
ef: OUT DX,eAX
|
|
|
|
|
# 0xf0 - 0xff
|
|
|
|
|
f0: LOCK (Prefix)
|
|
|
|
|
f1:
|
|
|
|
|
f2: REPNE (Prefix)
|
|
|
|
|
f3: REP/REPE (Prefix)
|
|
|
|
|
f4: HLT
|
|
|
|
|
f5: CMC
|
|
|
|
|
f6: Grp3_1 Eb (1A)
|
|
|
|
|
f7: Grp3_2 Ev (1A)
|
|
|
|
|
f8: CLC
|
|
|
|
|
f9: STC
|
|
|
|
|
fa: CLI
|
|
|
|
|
fb: STI
|
|
|
|
|
fc: CLD
|
|
|
|
|
fd: STD
|
|
|
|
|
fe: Grp4 (1A)
|
|
|
|
|
ff: Grp5 (1A)
|
|
|
|
|
EndTable
|
|
|
|
|
|
2009-10-28 04:42:27 +08:00
|
|
|
Table: 2-byte opcode (0x0f)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
Referrer: 2-byte escape
|
2009-10-28 04:42:27 +08:00
|
|
|
AVXcode: 1
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x00-0x0f
|
|
|
|
|
00: Grp6 (1A)
|
|
|
|
|
01: Grp7 (1A)
|
|
|
|
|
02: LAR Gv,Ew
|
|
|
|
|
03: LSL Gv,Ew
|
|
|
|
|
04:
|
|
|
|
|
05: SYSCALL (o64)
|
|
|
|
|
06: CLTS
|
|
|
|
|
07: SYSRET (o64)
|
|
|
|
|
08: INVD
|
|
|
|
|
09: WBINVD
|
|
|
|
|
0a:
|
|
|
|
|
0b: UD2 (1B)
|
|
|
|
|
0c:
|
2009-10-17 08:07:44 +08:00
|
|
|
0d: NOP Ev | GrpP
|
|
|
|
|
0e: FEMMS
|
|
|
|
|
# 3DNow! uses the last imm byte as opcode extension.
|
|
|
|
|
0f: 3DNow! Pq,Qq,Ib
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x10-0x1f
|
2009-10-28 04:42:27 +08:00
|
|
|
10: movups Vps,Wps (VEX) | movss Vss,Wss (F3),(VEX),(o128) | movupd Vpd,Wpd (66),(VEX) | movsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
11: movups Wps,Vps (VEX) | movss Wss,Vss (F3),(VEX),(o128) | movupd Wpd,Vpd (66),(VEX) | movsd Wsd,Vsd (F2),(VEX),(o128)
|
|
|
|
|
12: movlps Vq,Mq (VEX),(o128) | movlpd Vq,Mq (66),(VEX),(o128) | movhlps Vq,Uq (VEX),(o128) | movddup Vq,Wq (F2),(VEX) | movsldup Vq,Wq (F3),(VEX)
|
|
|
|
|
13: mpvlps Mq,Vq (VEX),(o128) | movlpd Mq,Vq (66),(VEX),(o128)
|
|
|
|
|
14: unpcklps Vps,Wq (VEX) | unpcklpd Vpd,Wq (66),(VEX)
|
|
|
|
|
15: unpckhps Vps,Wq (VEX) | unpckhpd Vpd,Wq (66),(VEX)
|
|
|
|
|
16: movhps Vq,Mq (VEX),(o128) | movhpd Vq,Mq (66),(VEX),(o128) | movlsps Vq,Uq (VEX),(o128) | movshdup Vq,Wq (F3),(VEX)
|
|
|
|
|
17: movhps Mq,Vq (VEX),(o128) | movhpd Mq,Vq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
18: Grp16 (1A)
|
|
|
|
|
19:
|
|
|
|
|
1a:
|
|
|
|
|
1b:
|
|
|
|
|
1c:
|
|
|
|
|
1d:
|
|
|
|
|
1e:
|
|
|
|
|
1f: NOP Ev
|
|
|
|
|
# 0x0f 0x20-0x2f
|
|
|
|
|
20: MOV Rd,Cd
|
|
|
|
|
21: MOV Rd,Dd
|
|
|
|
|
22: MOV Cd,Rd
|
|
|
|
|
23: MOV Dd,Rd
|
|
|
|
|
24:
|
|
|
|
|
25:
|
|
|
|
|
26:
|
|
|
|
|
27:
|
2009-10-28 04:42:27 +08:00
|
|
|
28: movaps Vps,Wps (VEX) | movapd Vpd,Wpd (66),(VEX)
|
|
|
|
|
29: movaps Wps,Vps (VEX) | movapd Wpd,Vpd (66),(VEX)
|
|
|
|
|
2a: cvtpi2ps Vps,Qpi | cvtsi2ss Vss,Ed/q (F3),(VEX),(o128) | cvtpi2pd Vpd,Qpi (66) | cvtsi2sd Vsd,Ed/q (F2),(VEX),(o128)
|
|
|
|
|
2b: movntps Mps,Vps (VEX) | movntpd Mpd,Vpd (66),(VEX)
|
|
|
|
|
2c: cvttps2pi Ppi,Wps | cvttss2si Gd/q,Wss (F3),(VEX),(o128) | cvttpd2pi Ppi,Wpd (66) | cvttsd2si Gd/q,Wsd (F2),(VEX),(o128)
|
|
|
|
|
2d: cvtps2pi Ppi,Wps | cvtss2si Gd/q,Wss (F3),(VEX),(o128) | cvtpd2pi Qpi,Wpd (66) | cvtsd2si Gd/q,Wsd (F2),(VEX),(o128)
|
|
|
|
|
2e: ucomiss Vss,Wss (VEX),(o128) | ucomisd Vsd,Wsd (66),(VEX),(o128)
|
|
|
|
|
2f: comiss Vss,Wss (VEX),(o128) | comisd Vsd,Wsd (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x30-0x3f
|
|
|
|
|
30: WRMSR
|
|
|
|
|
31: RDTSC
|
|
|
|
|
32: RDMSR
|
|
|
|
|
33: RDPMC
|
|
|
|
|
34: SYSENTER
|
|
|
|
|
35: SYSEXIT
|
|
|
|
|
36:
|
|
|
|
|
37: GETSEC
|
|
|
|
|
38: escape # 3-byte escape 1
|
|
|
|
|
39:
|
|
|
|
|
3a: escape # 3-byte escape 2
|
|
|
|
|
3b:
|
|
|
|
|
3c:
|
|
|
|
|
3d:
|
|
|
|
|
3e:
|
|
|
|
|
3f:
|
|
|
|
|
# 0x0f 0x40-0x4f
|
|
|
|
|
40: CMOVO Gv,Ev
|
|
|
|
|
41: CMOVNO Gv,Ev
|
|
|
|
|
42: CMOVB/C/NAE Gv,Ev
|
|
|
|
|
43: CMOVAE/NB/NC Gv,Ev
|
|
|
|
|
44: CMOVE/Z Gv,Ev
|
|
|
|
|
45: CMOVNE/NZ Gv,Ev
|
|
|
|
|
46: CMOVBE/NA Gv,Ev
|
|
|
|
|
47: CMOVA/NBE Gv,Ev
|
|
|
|
|
48: CMOVS Gv,Ev
|
|
|
|
|
49: CMOVNS Gv,Ev
|
|
|
|
|
4a: CMOVP/PE Gv,Ev
|
|
|
|
|
4b: CMOVNP/PO Gv,Ev
|
|
|
|
|
4c: CMOVL/NGE Gv,Ev
|
|
|
|
|
4d: CMOVNL/GE Gv,Ev
|
|
|
|
|
4e: CMOVLE/NG Gv,Ev
|
|
|
|
|
4f: CMOVNLE/G Gv,Ev
|
|
|
|
|
# 0x0f 0x50-0x5f
|
2009-10-28 04:42:27 +08:00
|
|
|
50: movmskps Gd/q,Ups (VEX) | movmskpd Gd/q,Upd (66),(VEX)
|
|
|
|
|
51: sqrtps Vps,Wps (VEX) | sqrtss Vss,Wss (F3),(VEX),(o128) | sqrtpd Vpd,Wpd (66),(VEX) | sqrtsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
52: rsqrtps Vps,Wps (VEX) | rsqrtss Vss,Wss (F3),(VEX),(o128)
|
|
|
|
|
53: rcpps Vps,Wps (VEX) | rcpss Vss,Wss (F3),(VEX),(o128)
|
|
|
|
|
54: andps Vps,Wps (VEX) | andpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
55: andnps Vps,Wps (VEX) | andnpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
56: orps Vps,Wps (VEX) | orpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
57: xorps Vps,Wps (VEX) | xorpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
58: addps Vps,Wps (VEX) | addss Vss,Wss (F3),(VEX),(o128) | addpd Vpd,Wpd (66),(VEX) | addsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
59: mulps Vps,Wps (VEX) | mulss Vss,Wss (F3),(VEX),(o128) | mulpd Vpd,Wpd (66),(VEX) | mulsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
5a: cvtps2pd Vpd,Wps (VEX) | cvtss2sd Vsd,Wss (F3),(VEX),(o128) | cvtpd2ps Vps,Wpd (66),(VEX) | cvtsd2ss Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
5b: cvtdq2ps Vps,Wdq (VEX) | cvtps2dq Vdq,Wps (66),(VEX) | cvttps2dq Vdq,Wps (F3),(VEX)
|
|
|
|
|
5c: subps Vps,Wps (VEX) | subss Vss,Wss (F3),(VEX),(o128) | subpd Vpd,Wpd (66),(VEX) | subsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
5d: minps Vps,Wps (VEX) | minss Vss,Wss (F3),(VEX),(o128) | minpd Vpd,Wpd (66),(VEX) | minsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
5e: divps Vps,Wps (VEX) | divss Vss,Wss (F3),(VEX),(o128) | divpd Vpd,Wpd (66),(VEX) | divsd Vsd,Wsd (F2),(VEX),(o128)
|
|
|
|
|
5f: maxps Vps,Wps (VEX) | maxss Vss,Wss (F3),(VEX),(o128) | maxpd Vpd,Wpd (66),(VEX) | maxsd Vsd,Wsd (F2),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x60-0x6f
|
2009-10-28 04:42:27 +08:00
|
|
|
60: punpcklbw Pq,Qd | punpcklbw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
61: punpcklwd Pq,Qd | punpcklwd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
62: punpckldq Pq,Qd | punpckldq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
63: packsswb Pq,Qq | packsswb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
64: pcmpgtb Pq,Qq | pcmpgtb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
65: pcmpgtw Pq,Qq | pcmpgtw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
66: pcmpgtd Pq,Qq | pcmpgtd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
67: packuswb Pq,Qq | packuswb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
68: punpckhbw Pq,Qd | punpckhbw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
69: punpckhwd Pq,Qd | punpckhwd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
6a: punpckhdq Pq,Qd | punpckhdq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
6b: packssdw Pq,Qd | packssdw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
6c: punpcklqdq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
6d: punpckhqdq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
6e: movd/q/ Pd,Ed/q | movd/q Vdq,Ed/q (66),(VEX),(o128)
|
|
|
|
|
6f: movq Pq,Qq | movdqa Vdq,Wdq (66),(VEX) | movdqu Vdq,Wdq (F3),(VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x70-0x7f
|
2009-10-28 04:42:27 +08:00
|
|
|
70: pshufw Pq,Qq,Ib | pshufd Vdq,Wdq,Ib (66),(VEX),(o128) | pshufhw Vdq,Wdq,Ib (F3),(VEX),(o128) | pshuflw VdqWdq,Ib (F2),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
71: Grp12 (1A)
|
|
|
|
|
72: Grp13 (1A)
|
|
|
|
|
73: Grp14 (1A)
|
2009-10-28 04:42:27 +08:00
|
|
|
74: pcmpeqb Pq,Qq | pcmpeqb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
75: pcmpeqw Pq,Qq | pcmpeqw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
76: pcmpeqd Pq,Qq | pcmpeqd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
77: emms/vzeroupper/vzeroall (VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
78: VMREAD Ed/q,Gd/q
|
|
|
|
|
79: VMWRITE Gd/q,Ed/q
|
|
|
|
|
7a:
|
|
|
|
|
7b:
|
2009-10-28 04:42:27 +08:00
|
|
|
7c: haddps Vps,Wps (F2),(VEX) | haddpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
7d: hsubps Vps,Wps (F2),(VEX) | hsubpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
7e: movd/q Ed/q,Pd | movd/q Ed/q,Vdq (66),(VEX),(o128) | movq Vq,Wq (F3),(VEX),(o128)
|
|
|
|
|
7f: movq Qq,Pq | movdqa Wdq,Vdq (66),(VEX) | movdqu Wdq,Vdq (F3),(VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0x80-0x8f
|
|
|
|
|
80: JO Jz (f64)
|
|
|
|
|
81: JNO Jz (f64)
|
|
|
|
|
82: JB/JNAE/JC Jz (f64)
|
|
|
|
|
83: JNB/JAE/JNC Jz (f64)
|
|
|
|
|
84: JZ/JE Jz (f64)
|
|
|
|
|
85: JNZ/JNE Jz (f64)
|
|
|
|
|
86: JBE/JNA Jz (f64)
|
|
|
|
|
87: JNBE/JA Jz (f64)
|
|
|
|
|
88: JS Jz (f64)
|
|
|
|
|
89: JNS Jz (f64)
|
|
|
|
|
8a: JP/JPE Jz (f64)
|
|
|
|
|
8b: JNP/JPO Jz (f64)
|
|
|
|
|
8c: JL/JNGE Jz (f64)
|
|
|
|
|
8d: JNL/JGE Jz (f64)
|
|
|
|
|
8e: JLE/JNG Jz (f64)
|
|
|
|
|
8f: JNLE/JG Jz (f64)
|
|
|
|
|
# 0x0f 0x90-0x9f
|
|
|
|
|
90: SETO Eb
|
|
|
|
|
91: SETNO Eb
|
|
|
|
|
92: SETB/C/NAE Eb
|
|
|
|
|
93: SETAE/NB/NC Eb
|
|
|
|
|
94: SETE/Z Eb
|
|
|
|
|
95: SETNE/NZ Eb
|
|
|
|
|
96: SETBE/NA Eb
|
|
|
|
|
97: SETA/NBE Eb
|
|
|
|
|
98: SETS Eb
|
|
|
|
|
99: SETNS Eb
|
|
|
|
|
9a: SETP/PE Eb
|
|
|
|
|
9b: SETNP/PO Eb
|
|
|
|
|
9c: SETL/NGE Eb
|
|
|
|
|
9d: SETNL/GE Eb
|
|
|
|
|
9e: SETLE/NG Eb
|
|
|
|
|
9f: SETNLE/G Eb
|
|
|
|
|
# 0x0f 0xa0-0xaf
|
|
|
|
|
a0: PUSH FS (d64)
|
|
|
|
|
a1: POP FS (d64)
|
|
|
|
|
a2: CPUID
|
|
|
|
|
a3: BT Ev,Gv
|
|
|
|
|
a4: SHLD Ev,Gv,Ib
|
|
|
|
|
a5: SHLD Ev,Gv,CL
|
2009-09-26 02:20:38 +08:00
|
|
|
a6: GrpPDLK
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
a7: GrpRNG
|
|
|
|
|
a8: PUSH GS (d64)
|
|
|
|
|
a9: POP GS (d64)
|
|
|
|
|
aa: RSM
|
|
|
|
|
ab: BTS Ev,Gv
|
|
|
|
|
ac: SHRD Ev,Gv,Ib
|
|
|
|
|
ad: SHRD Ev,Gv,CL
|
|
|
|
|
ae: Grp15 (1A),(1C)
|
|
|
|
|
af: IMUL Gv,Ev
|
|
|
|
|
# 0x0f 0xb0-0xbf
|
|
|
|
|
b0: CMPXCHG Eb,Gb
|
|
|
|
|
b1: CMPXCHG Ev,Gv
|
|
|
|
|
b2: LSS Gv,Mp
|
|
|
|
|
b3: BTR Ev,Gv
|
|
|
|
|
b4: LFS Gv,Mp
|
|
|
|
|
b5: LGS Gv,Mp
|
|
|
|
|
b6: MOVZX Gv,Eb
|
|
|
|
|
b7: MOVZX Gv,Ew
|
|
|
|
|
b8: JMPE | POPCNT Gv,Ev (F3)
|
|
|
|
|
b9: Grp10 (1A)
|
|
|
|
|
ba: Grp8 Ev,Ib (1A)
|
|
|
|
|
bb: BTC Ev,Gv
|
|
|
|
|
bc: BSF Gv,Ev
|
|
|
|
|
bd: BSR Gv,Ev
|
|
|
|
|
be: MOVSX Gv,Eb
|
|
|
|
|
bf: MOVSX Gv,Ew
|
|
|
|
|
# 0x0f 0xc0-0xcf
|
|
|
|
|
c0: XADD Eb,Gb
|
|
|
|
|
c1: XADD Ev,Gv
|
2009-10-28 04:42:27 +08:00
|
|
|
c2: cmpps Vps,Wps,Ib (VEX) | cmpss Vss,Wss,Ib (F3),(VEX),(o128) | cmppd Vpd,Wpd,Ib (66),(VEX) | cmpsd Vsd,Wsd,Ib (F2),(VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
c3: movnti Md/q,Gd/q
|
2009-10-28 04:42:27 +08:00
|
|
|
c4: pinsrw Pq,Rd/q/Mw,Ib | pinsrw Vdq,Rd/q/Mw,Ib (66),(VEX),(o128)
|
|
|
|
|
c5: pextrw Gd,Nq,Ib | pextrw Gd,Udq,Ib (66),(VEX),(o128)
|
|
|
|
|
c6: shufps Vps,Wps,Ib (VEX) | shufpd Vpd,Wpd,Ib (66),(VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
c7: Grp9 (1A)
|
|
|
|
|
c8: BSWAP RAX/EAX/R8/R8D
|
|
|
|
|
c9: BSWAP RCX/ECX/R9/R9D
|
|
|
|
|
ca: BSWAP RDX/EDX/R10/R10D
|
|
|
|
|
cb: BSWAP RBX/EBX/R11/R11D
|
|
|
|
|
cc: BSWAP RSP/ESP/R12/R12D
|
|
|
|
|
cd: BSWAP RBP/EBP/R13/R13D
|
|
|
|
|
ce: BSWAP RSI/ESI/R14/R14D
|
|
|
|
|
cf: BSWAP RDI/EDI/R15/R15D
|
|
|
|
|
# 0x0f 0xd0-0xdf
|
2009-10-28 04:42:27 +08:00
|
|
|
d0: addsubps Vps,Wps (F2),(VEX) | addsubpd Vpd,Wpd (66),(VEX)
|
|
|
|
|
d1: psrlw Pq,Qq | psrlw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d2: psrld Pq,Qq | psrld Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d3: psrlq Pq,Qq | psrlq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d4: paddq Pq,Qq | paddq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d5: pmullw Pq,Qq | pmullw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d6: movq Wq,Vq (66),(VEX),(o128) | movq2dq Vdq,Nq (F3) | movdq2q Pq,Uq (F2)
|
|
|
|
|
d7: pmovmskb Gd,Nq | pmovmskb Gd,Udq (66),(VEX),(o128)
|
|
|
|
|
d8: psubusb Pq,Qq | psubusb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
d9: psubusw Pq,Qq | psubusw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
da: pminub Pq,Qq | pminub Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
db: pand Pq,Qq | pand Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
dc: paddusb Pq,Qq | paddusb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
dd: paddusw Pq,Qq | paddusw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
de: pmaxub Pq,Qq | pmaxub Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
df: pandn Pq,Qq | pandn Vdq,Wdq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0xe0-0xef
|
2009-10-28 04:42:27 +08:00
|
|
|
e0: pavgb Pq,Qq | pavgb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e1: psraw Pq,Qq | psraw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e2: psrad Pq,Qq | psrad Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e3: pavgw Pq,Qq | pavgw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e4: pmulhuw Pq,Qq | pmulhuw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e5: pmulhw Pq,Qq | pmulhw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e6: cvtpd2dq Vdq,Wpd (F2),(VEX) | cvttpd2dq Vdq,Wpd (66),(VEX) | cvtdq2pd Vpd,Wdq (F3),(VEX)
|
|
|
|
|
e7: movntq Mq,Pq | movntdq Mdq,Vdq (66),(VEX)
|
|
|
|
|
e8: psubsb Pq,Qq | psubsb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
e9: psubsw Pq,Qq | psubsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
ea: pminsw Pq,Qq | pminsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
eb: por Pq,Qq | por Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
ec: paddsb Pq,Qq | paddsb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
ed: paddsw Pq,Qq | paddsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
ee: pmaxsw Pq,Qq | pmaxsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
ef: pxor Pq,Qq | pxor Vdq,Wdq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
# 0x0f 0xf0-0xff
|
2009-10-28 04:42:27 +08:00
|
|
|
f0: lddqu Vdq,Mdq (F2),(VEX)
|
|
|
|
|
f1: psllw Pq,Qq | psllw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f2: pslld Pq,Qq | pslld Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f3: psllq Pq,Qq | psllq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f4: pmuludq Pq,Qq | pmuludq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f5: pmaddwd Pq,Qq | pmaddwd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f6: psadbw Pq,Qq | psadbw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f7: maskmovq Pq,Nq | maskmovdqu Vdq,Udq (66),(VEX),(o128)
|
|
|
|
|
f8: psubb Pq,Qq | psubb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
f9: psubw Pq,Qq | psubw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
fa: psubd Pq,Qq | psubd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
fb: psubq Pq,Qq | psubq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
fc: paddb Pq,Qq | paddb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
fd: paddw Pq,Qq | paddw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
fe: paddd Pq,Qq | paddd Vdq,Wdq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
ff:
|
|
|
|
|
EndTable
|
|
|
|
|
|
2009-10-21 00:55:31 +08:00
|
|
|
Table: 3-byte opcode 1 (0x0f 0x38)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
Referrer: 3-byte escape 1
|
2009-10-28 04:42:27 +08:00
|
|
|
AVXcode: 2
|
2009-09-09 00:32:46 +08:00
|
|
|
# 0x0f 0x38 0x00-0x0f
|
2009-10-28 04:42:27 +08:00
|
|
|
00: pshufb Pq,Qq | pshufb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
01: phaddw Pq,Qq | phaddw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
02: phaddd Pq,Qq | phaddd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
03: phaddsw Pq,Qq | phaddsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
04: pmaddubsw Pq,Qq | pmaddubsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
05: phsubw Pq,Qq | phsubw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
06: phsubd Pq,Qq | phsubd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
07: phsubsw Pq,Qq | phsubsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
08: psignb Pq,Qq | psignb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
09: psignw Pq,Qq | psignw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
0a: psignd Pq,Qq | psignd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
0b: pmulhrsw Pq,Qq | pmulhrsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
0c: Vpermilps /r (66),(oVEX)
|
|
|
|
|
0d: Vpermilpd /r (66),(oVEX)
|
|
|
|
|
0e: vtestps /r (66),(oVEX)
|
|
|
|
|
0f: vtestpd /r (66),(oVEX)
|
2009-09-09 00:32:46 +08:00
|
|
|
# 0x0f 0x38 0x10-0x1f
|
|
|
|
|
10: pblendvb Vdq,Wdq (66)
|
|
|
|
|
11:
|
|
|
|
|
12:
|
|
|
|
|
13:
|
|
|
|
|
14: blendvps Vdq,Wdq (66)
|
|
|
|
|
15: blendvpd Vdq,Wdq (66)
|
|
|
|
|
16:
|
2009-10-28 04:42:27 +08:00
|
|
|
17: ptest Vdq,Wdq (66),(VEX)
|
|
|
|
|
18: vbroadcastss /r (66),(oVEX)
|
|
|
|
|
19: vbroadcastsd /r (66),(oVEX),(o256)
|
|
|
|
|
1a: vbroadcastf128 /r (66),(oVEX),(o256)
|
2009-09-09 00:32:46 +08:00
|
|
|
1b:
|
2009-10-28 04:42:27 +08:00
|
|
|
1c: pabsb Pq,Qq | pabsb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
1d: pabsw Pq,Qq | pabsw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
1e: pabsd Pq,Qq | pabsd Vdq,Wdq (66),(VEX),(o128)
|
2009-09-09 00:32:46 +08:00
|
|
|
1f:
|
|
|
|
|
# 0x0f 0x38 0x20-0x2f
|
2009-10-28 04:42:27 +08:00
|
|
|
20: pmovsxbw Vdq,Udq/Mq (66),(VEX),(o128)
|
|
|
|
|
21: pmovsxbd Vdq,Udq/Md (66),(VEX),(o128)
|
|
|
|
|
22: pmovsxbq Vdq,Udq/Mw (66),(VEX),(o128)
|
|
|
|
|
23: pmovsxwd Vdq,Udq/Mq (66),(VEX),(o128)
|
|
|
|
|
24: pmovsxwq Vdq,Udq/Md (66),(VEX),(o128)
|
|
|
|
|
25: pmovsxdq Vdq,Udq/Mq (66),(VEX),(o128)
|
2009-09-09 00:32:46 +08:00
|
|
|
26:
|
|
|
|
|
27:
|
2009-10-28 04:42:27 +08:00
|
|
|
28: pmuldq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
29: pcmpeqq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
2a: movntdqa Vdq,Mdq (66),(VEX),(o128)
|
|
|
|
|
2b: packusdw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
2c: vmaskmovps(ld) /r (66),(oVEX)
|
|
|
|
|
2d: vmaskmovpd(ld) /r (66),(oVEX)
|
|
|
|
|
2e: vmaskmovps(st) /r (66),(oVEX)
|
|
|
|
|
2f: vmaskmovpd(st) /r (66),(oVEX)
|
2009-09-09 00:32:46 +08:00
|
|
|
# 0x0f 0x38 0x30-0x3f
|
2009-10-28 04:42:27 +08:00
|
|
|
30: pmovzxbw Vdq,Udq/Mq (66),(VEX),(o128)
|
|
|
|
|
31: pmovzxbd Vdq,Udq/Md (66),(VEX),(o128)
|
|
|
|
|
32: pmovzxbq Vdq,Udq/Mw (66),(VEX),(o128)
|
|
|
|
|
33: pmovzxwd Vdq,Udq/Mq (66),(VEX),(o128)
|
|
|
|
|
34: pmovzxwq Vdq,Udq/Md (66),(VEX),(o128)
|
|
|
|
|
35: pmovzxdq Vdq,Udq/Mq (66),(VEX),(o128)
|
2009-09-09 00:32:46 +08:00
|
|
|
36:
|
2009-10-28 04:42:27 +08:00
|
|
|
37: pcmpgtq Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
38: pminsb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
39: pminsd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3a: pminuw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3b: pminud Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3c: pmaxsb Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3d: pmaxsd Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3e: pmaxuw Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
3f: pmaxud Vdq,Wdq (66),(VEX),(o128)
|
2009-10-28 04:42:35 +08:00
|
|
|
# 0x0f 0x38 0x40-0x8f
|
2009-10-28 04:42:27 +08:00
|
|
|
40: pmulld Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
41: phminposuw Vdq,Wdq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
80: INVEPT Gd/q,Mdq (66)
|
|
|
|
|
81: INVPID Gd/q,Mdq (66)
|
2009-10-28 04:42:35 +08:00
|
|
|
# 0x0f 0x38 0x90-0xbf (FMA)
|
|
|
|
|
96: vfmaddsub132pd/ps /r (66),(VEX)
|
|
|
|
|
97: vfmsubadd132pd/ps /r (66),(VEX)
|
|
|
|
|
98: vfmadd132pd/ps /r (66),(VEX)
|
|
|
|
|
99: vfmadd132sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
9a: vfmsub132pd/ps /r (66),(VEX)
|
|
|
|
|
9b: vfmsub132sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
9c: vfnmadd132pd/ps /r (66),(VEX)
|
|
|
|
|
9d: vfnmadd132sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
9e: vfnmsub132pd/ps /r (66),(VEX)
|
|
|
|
|
9f: vfnmsub132sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
a6: vfmaddsub213pd/ps /r (66),(VEX)
|
|
|
|
|
a7: vfmsubadd213pd/ps /r (66),(VEX)
|
|
|
|
|
a8: vfmadd213pd/ps /r (66),(VEX)
|
|
|
|
|
a9: vfmadd213sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
aa: vfmsub213pd/ps /r (66),(VEX)
|
|
|
|
|
ab: vfmsub213sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
ac: vfnmadd213pd/ps /r (66),(VEX)
|
|
|
|
|
ad: vfnmadd213sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
ae: vfnmsub213pd/ps /r (66),(VEX)
|
|
|
|
|
af: vfnmsub213sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
b6: vfmaddsub231pd/ps /r (66),(VEX)
|
|
|
|
|
b7: vfmsubadd231pd/ps /r (66),(VEX)
|
|
|
|
|
b8: vfmadd231pd/ps /r (66),(VEX)
|
|
|
|
|
b9: vfmadd231sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
ba: vfmsub231pd/ps /r (66),(VEX)
|
|
|
|
|
bb: vfmsub231sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
bc: vfnmadd231pd/ps /r (66),(VEX)
|
|
|
|
|
bd: vfnmadd231sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
be: vfnmsub231pd/ps /r (66),(VEX)
|
|
|
|
|
bf: vfnmsub231sd/ss /r (66),(VEX),(o128)
|
|
|
|
|
# 0x0f 0x38 0xc0-0xff
|
2009-10-28 04:42:27 +08:00
|
|
|
db: aesimc Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
dc: aesenc Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
dd: aesenclast Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
de: aesdec Vdq,Wdq (66),(VEX),(o128)
|
|
|
|
|
df: aesdeclast Vdq,Wdq (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
f0: MOVBE Gv,Mv | CRC32 Gd,Eb (F2)
|
|
|
|
|
f1: MOVBE Mv,Gv | CRC32 Gd,Ev (F2)
|
|
|
|
|
EndTable
|
|
|
|
|
|
2009-10-21 00:55:31 +08:00
|
|
|
Table: 3-byte opcode 2 (0x0f 0x3a)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
Referrer: 3-byte escape 2
|
2009-10-28 04:42:27 +08:00
|
|
|
AVXcode: 3
|
2009-09-09 00:32:46 +08:00
|
|
|
# 0x0f 0x3a 0x00-0xff
|
2009-10-28 04:42:27 +08:00
|
|
|
04: vpermilps /r,Ib (66),(oVEX)
|
|
|
|
|
05: vpermilpd /r,Ib (66),(oVEX)
|
|
|
|
|
06: vperm2f128 /r,Ib (66),(oVEX),(o256)
|
|
|
|
|
08: roundps Vdq,Wdq,Ib (66),(VEX)
|
|
|
|
|
09: roundpd Vdq,Wdq,Ib (66),(VEX)
|
|
|
|
|
0a: roundss Vss,Wss,Ib (66),(VEX),(o128)
|
|
|
|
|
0b: roundsd Vsd,Wsd,Ib (66),(VEX),(o128)
|
|
|
|
|
0c: blendps Vdq,Wdq,Ib (66),(VEX)
|
|
|
|
|
0d: blendpd Vdq,Wdq,Ib (66),(VEX)
|
|
|
|
|
0e: pblendw Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
0f: palignr Pq,Qq,Ib | palignr Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
14: pextrb Rd/Mb,Vdq,Ib (66),(VEX),(o128)
|
|
|
|
|
15: pextrw Rd/Mw,Vdq,Ib (66),(VEX),(o128)
|
|
|
|
|
16: pextrd/pextrq Ed/q,Vdq,Ib (66),(VEX),(o128)
|
|
|
|
|
17: extractps Ed,Vdq,Ib (66),(VEX),(o128)
|
|
|
|
|
18: vinsertf128 /r,Ib (66),(oVEX),(o256)
|
|
|
|
|
19: vextractf128 /r,Ib (66),(oVEX),(o256)
|
|
|
|
|
20: pinsrb Vdq,Rd/q/Mb,Ib (66),(VEX),(o128)
|
|
|
|
|
21: insertps Vdq,Udq/Md,Ib (66),(VEX),(o128)
|
|
|
|
|
22: pinsrd/pinsrq Vdq,Ed/q,Ib (66),(VEX),(o128)
|
|
|
|
|
40: dpps Vdq,Wdq,Ib (66),(VEX)
|
|
|
|
|
41: dppd Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
42: mpsadbw Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
44: pclmulq Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
4a: vblendvps /r,Ib (66),(oVEX)
|
|
|
|
|
4b: vblendvpd /r,Ib (66),(oVEX)
|
|
|
|
|
4c: vpblendvb /r,Ib (66),(oVEX),(o128)
|
|
|
|
|
60: pcmpestrm Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
61: pcmpestri Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
62: pcmpistrm Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
63: pcmpistri Vdq,Wdq,Ib (66),(VEX),(o128)
|
|
|
|
|
df: aeskeygenassist Vdq,Wdq,Ib (66),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp1
|
|
|
|
|
0: ADD
|
|
|
|
|
1: OR
|
|
|
|
|
2: ADC
|
|
|
|
|
3: SBB
|
|
|
|
|
4: AND
|
|
|
|
|
5: SUB
|
|
|
|
|
6: XOR
|
|
|
|
|
7: CMP
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp1A
|
|
|
|
|
0: POP
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp2
|
|
|
|
|
0: ROL
|
|
|
|
|
1: ROR
|
|
|
|
|
2: RCL
|
|
|
|
|
3: RCR
|
|
|
|
|
4: SHL/SAL
|
|
|
|
|
5: SHR
|
|
|
|
|
6:
|
|
|
|
|
7: SAR
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp3_1
|
|
|
|
|
0: TEST Eb,Ib
|
|
|
|
|
1:
|
|
|
|
|
2: NOT Eb
|
|
|
|
|
3: NEG Eb
|
|
|
|
|
4: MUL AL,Eb
|
|
|
|
|
5: IMUL AL,Eb
|
|
|
|
|
6: DIV AL,Eb
|
|
|
|
|
7: IDIV AL,Eb
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp3_2
|
|
|
|
|
0: TEST Ev,Iz
|
|
|
|
|
1:
|
|
|
|
|
2: NOT Ev
|
|
|
|
|
3: NEG Ev
|
|
|
|
|
4: MUL rAX,Ev
|
|
|
|
|
5: IMUL rAX,Ev
|
|
|
|
|
6: DIV rAX,Ev
|
|
|
|
|
7: IDIV rAX,Ev
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp4
|
|
|
|
|
0: INC Eb
|
|
|
|
|
1: DEC Eb
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp5
|
|
|
|
|
0: INC Ev
|
|
|
|
|
1: DEC Ev
|
|
|
|
|
2: CALLN Ev (f64)
|
|
|
|
|
3: CALLF Ep
|
|
|
|
|
4: JMPN Ev (f64)
|
|
|
|
|
5: JMPF Ep
|
|
|
|
|
6: PUSH Ev (d64)
|
|
|
|
|
7:
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp6
|
|
|
|
|
0: SLDT Rv/Mw
|
|
|
|
|
1: STR Rv/Mw
|
|
|
|
|
2: LLDT Ew
|
|
|
|
|
3: LTR Ew
|
|
|
|
|
4: VERR Ew
|
|
|
|
|
5: VERW Ew
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp7
|
|
|
|
|
0: SGDT Ms | VMCALL (001),(11B) | VMLAUNCH (010),(11B) | VMRESUME (011),(11B) | VMXOFF (100),(11B)
|
|
|
|
|
1: SIDT Ms | MONITOR (000),(11B) | MWAIT (001)
|
|
|
|
|
2: LGDT Ms | XGETBV (000),(11B) | XSETBV (001),(11B)
|
|
|
|
|
3: LIDT Ms
|
|
|
|
|
4: SMSW Mw/Rv
|
|
|
|
|
5:
|
|
|
|
|
6: LMSW Ew
|
|
|
|
|
7: INVLPG Mb | SWAPGS (o64),(000),(11B) | RDTSCP (001),(11B)
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp8
|
|
|
|
|
4: BT
|
|
|
|
|
5: BTS
|
|
|
|
|
6: BTR
|
|
|
|
|
7: BTC
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp9
|
|
|
|
|
1: CMPXCHG8B/16B Mq/Mdq
|
|
|
|
|
6: VMPTRLD Mq | VMCLEAR Mq (66) | VMXON Mq (F3)
|
|
|
|
|
7: VMPTRST Mq
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp10
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp11
|
|
|
|
|
0: MOV
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp12
|
2009-10-28 04:42:27 +08:00
|
|
|
2: psrlw Nq,Ib (11B) | psrlw Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
4: psraw Nq,Ib (11B) | psraw Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
6: psllw Nq,Ib (11B) | psllw Udq,Ib (66),(11B),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp13
|
2009-10-28 04:42:27 +08:00
|
|
|
2: psrld Nq,Ib (11B) | psrld Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
4: psrad Nq,Ib (11B) | psrad Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
6: pslld Nq,Ib (11B) | pslld Udq,Ib (66),(11B),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp14
|
2009-10-28 04:42:27 +08:00
|
|
|
2: psrlq Nq,Ib (11B) | psrlq Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
3: psrldq Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
6: psllq Nq,Ib (11B) | psllq Udq,Ib (66),(11B),(VEX),(o128)
|
|
|
|
|
7: pslldq Udq,Ib (66),(11B),(VEX),(o128)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp15
|
|
|
|
|
0: fxsave
|
|
|
|
|
1: fxstor
|
2009-10-28 04:42:27 +08:00
|
|
|
2: ldmxcsr (VEX)
|
|
|
|
|
3: stmxcsr (VEX)
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
4: XSAVE
|
|
|
|
|
5: XRSTOR | lfence (11B)
|
|
|
|
|
6: mfence (11B)
|
|
|
|
|
7: clflush | sfence (11B)
|
|
|
|
|
EndTable
|
|
|
|
|
|
|
|
|
|
GrpTable: Grp16
|
|
|
|
|
0: prefetch NTA
|
|
|
|
|
1: prefetch T0
|
|
|
|
|
2: prefetch T1
|
|
|
|
|
3: prefetch T2
|
|
|
|
|
EndTable
|
|
|
|
|
|
2009-10-17 08:07:44 +08:00
|
|
|
# AMD's Prefetch Group
|
|
|
|
|
GrpTable: GrpP
|
|
|
|
|
0: PREFETCH
|
|
|
|
|
1: PREFETCHW
|
|
|
|
|
EndTable
|
|
|
|
|
|
2009-09-26 02:20:38 +08:00
|
|
|
GrpTable: GrpPDLK
|
|
|
|
|
0: MONTMUL
|
|
|
|
|
1: XSHA1
|
|
|
|
|
2: XSHA2
|
|
|
|
|
EndTable
|
|
|
|
|
|
x86: Instruction decoder API
Add x86 instruction decoder to arch-specific libraries. This decoder
can decode x86 instructions used in kernel into prefix, opcode, modrm,
sib, displacement and immediates. This can also show the length of
instructions.
This version introduces instruction attributes for decoding
instructions.
The instruction attribute tables are generated from the opcode map file
(x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk).
Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
IA-32 Architectures Software Developers Manual Vol.2: Appendix.A,
and consist of below two types of opcode tables.
1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are
written as below;
Table: table-name
Referrer: escaped-name
opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
(or)
opcode: escape # escaped-name
EndTable
Group opcodes, which has 8 elements, are written as below;
GrpTable: GrpXXX
reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]
EndTable
These opcode maps include a few SSE and FP opcodes (for setup), because
those opcodes are used in the kernel.
Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com>
Signed-off-by: Jim Keniston <jkenisto@us.ibm.com>
Acked-by: H. Peter Anvin <hpa@zytor.com>
Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com>
Cc: Avi Kivity <avi@redhat.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Christoph Hellwig <hch@infradead.org>
Cc: Frank Ch. Eigler <fche@redhat.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jason Baron <jbaron@redhat.com>
Cc: K.Prasad <prasad@linux.vnet.ibm.com>
Cc: Lai Jiangshan <laijs@cn.fujitsu.com>
Cc: Li Zefan <lizf@cn.fujitsu.com>
Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it>
Cc: Roland McGrath <roland@redhat.com>
Cc: Sam Ravnborg <sam@ravnborg.org>
Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com>
Cc: Steven Rostedt <rostedt@goodmis.org>
Cc: Tom Zanussi <tzanussi@gmail.com>
Cc: Vegard Nossum <vegard.nossum@gmail.com>
LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain>
Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
2009-08-14 04:34:13 +08:00
|
|
|
GrpTable: GrpRNG
|
|
|
|
|
0: xstore-rng
|
|
|
|
|
1: xcrypt-ecb
|
|
|
|
|
2: xcrypt-cbc
|
|
|
|
|
4: xcrypt-cfb
|
|
|
|
|
5: xcrypt-ofb
|
|
|
|
|
EndTable
|