2019-05-19 20:08:20 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2006-08-30 06:12:40 +08:00
|
|
|
/*
|
|
|
|
* pata_jmicron.c - JMicron ATA driver for non AHCI mode. This drives the
|
|
|
|
* PATA port of the controller. The SATA ports are
|
|
|
|
* driven by AHCI in the usual configuration although
|
|
|
|
* this driver can handle other setups if we need it.
|
|
|
|
*
|
2008-10-27 23:09:10 +08:00
|
|
|
* (c) 2006 Red Hat
|
2006-08-30 06:12:40 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
#include <linux/ata.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "pata_jmicron"
|
2007-05-22 08:26:38 +08:00
|
|
|
#define DRV_VERSION "0.1.5"
|
2006-08-30 06:12:40 +08:00
|
|
|
|
|
|
|
typedef enum {
|
|
|
|
PORT_PATA0 = 0,
|
|
|
|
PORT_PATA1 = 1,
|
|
|
|
PORT_SATA = 2,
|
|
|
|
} port_type;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* jmicron_pre_reset - check for 40/80 pin
|
2007-08-06 17:36:23 +08:00
|
|
|
* @link: ATA link
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 15:50:52 +08:00
|
|
|
* @deadline: deadline jiffies for the operation
|
2006-08-30 06:12:40 +08:00
|
|
|
*
|
|
|
|
* Perform the PATA port setup we need.
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 15:50:52 +08:00
|
|
|
*
|
2006-08-30 06:12:40 +08:00
|
|
|
* On the Jmicron 361/363 there is a single PATA port that can be mapped
|
|
|
|
* either as primary or secondary (or neither). We don't do any policy
|
|
|
|
* and setup here. We assume that has been done by init_one and the
|
|
|
|
* BIOS.
|
|
|
|
*/
|
2007-08-06 17:36:23 +08:00
|
|
|
static int jmicron_pre_reset(struct ata_link *link, unsigned long deadline)
|
2006-08-30 06:12:40 +08:00
|
|
|
{
|
2007-08-06 17:36:23 +08:00
|
|
|
struct ata_port *ap = link->ap;
|
2006-08-30 06:12:40 +08:00
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
u32 control;
|
|
|
|
u32 control5;
|
|
|
|
int port_mask = 1<< (4 * ap->port_no);
|
|
|
|
int port = ap->port_no;
|
|
|
|
port_type port_map[2];
|
|
|
|
|
|
|
|
/* Check if our port is enabled */
|
|
|
|
pci_read_config_dword(pdev, 0x40, &control);
|
|
|
|
if ((control & port_mask) == 0)
|
2006-09-27 00:53:38 +08:00
|
|
|
return -ENOENT;
|
2006-08-30 06:12:40 +08:00
|
|
|
|
|
|
|
/* There are two basic mappings. One has the two SATA ports merged
|
|
|
|
as master/slave and the secondary as PATA, the other has only the
|
|
|
|
SATA port mapped */
|
|
|
|
if (control & (1 << 23)) {
|
|
|
|
port_map[0] = PORT_SATA;
|
|
|
|
port_map[1] = PORT_PATA0;
|
|
|
|
} else {
|
|
|
|
port_map[0] = PORT_SATA;
|
|
|
|
port_map[1] = PORT_SATA;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* The 365/366 may have this bit set to map the second PATA port
|
|
|
|
as the internal primary channel */
|
|
|
|
pci_read_config_dword(pdev, 0x80, &control5);
|
|
|
|
if (control5 & (1<<24))
|
|
|
|
port_map[0] = PORT_PATA1;
|
|
|
|
|
|
|
|
/* The two ports may then be logically swapped by the firmware */
|
|
|
|
if (control & (1 << 22))
|
|
|
|
port = port ^ 1;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Now we know which physical port we are talking about we can
|
|
|
|
* actually do our cable checking etc. Thankfully we don't need
|
|
|
|
* to do the plumbing for other cases.
|
|
|
|
*/
|
2007-11-19 17:06:11 +08:00
|
|
|
switch (port_map[port]) {
|
2006-08-30 06:12:40 +08:00
|
|
|
case PORT_PATA0:
|
2007-11-19 17:06:11 +08:00
|
|
|
if ((control & (1 << 5)) == 0)
|
|
|
|
return -ENOENT;
|
2006-08-30 06:12:40 +08:00
|
|
|
if (control & (1 << 3)) /* 40/80 pin primary */
|
|
|
|
ap->cbl = ATA_CBL_PATA40;
|
|
|
|
else
|
|
|
|
ap->cbl = ATA_CBL_PATA80;
|
|
|
|
break;
|
|
|
|
case PORT_PATA1:
|
|
|
|
/* Bit 21 is set if the port is enabled */
|
|
|
|
if ((control5 & (1 << 21)) == 0)
|
2007-11-19 17:06:11 +08:00
|
|
|
return -ENOENT;
|
2006-08-30 06:12:40 +08:00
|
|
|
if (control5 & (1 << 19)) /* 40/80 pin secondary */
|
|
|
|
ap->cbl = ATA_CBL_PATA40;
|
|
|
|
else
|
|
|
|
ap->cbl = ATA_CBL_PATA80;
|
|
|
|
break;
|
|
|
|
case PORT_SATA:
|
|
|
|
ap->cbl = ATA_CBL_SATA;
|
|
|
|
break;
|
|
|
|
}
|
2008-04-07 21:47:16 +08:00
|
|
|
return ata_sff_prereset(link, deadline);
|
2006-08-30 06:12:40 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* No PIO or DMA methods needed for this device */
|
|
|
|
|
2023-03-23 03:53:59 +08:00
|
|
|
static const struct scsi_host_template jmicron_sht = {
|
2008-03-25 11:22:49 +08:00
|
|
|
ATA_BMDMA_SHT(DRV_NAME),
|
2006-08-30 06:12:40 +08:00
|
|
|
};
|
|
|
|
|
libata: implement and use ops inheritance
libata lets low level drivers build ata_port_operations table and
register it with libata core layer. This allows low level drivers
high level of flexibility but also burdens them with lots of
boilerplate entries.
This becomes worse for drivers which support related similar
controllers which differ slightly. They share most of the operations
except for a few. However, the driver still needs to list all
operations for each variant. This results in large number of
duplicate entries, which is not only inefficient but also error-prone
as it becomes very difficult to tell what the actual differences are.
This duplicate boilerplates all over the low level drivers also make
updating the core layer exteremely difficult and error-prone. When
compounded with multi-branched development model, it ends up
accumulating inconsistencies over time. Some of those inconsistencies
cause immediate problems and fixed. Others just remain there dormant
making maintenance increasingly difficult.
To rectify the problem, this patch implements ata_port_operations
inheritance. To allow LLDs to easily re-use their own ops tables
overriding only specific methods, this patch implements poor man's
class inheritance. An ops table has ->inherits field which can be set
to any ops table as long as it doesn't create a loop. When the host
is started, the inheritance chain is followed and any operation which
isn't specified is taken from the nearest ancestor which has it
specified. This operation is called finalization and done only once
per an ops table and the LLD doesn't have to do anything special about
it other than making the ops table non-const such that libata can
update it.
libata provides four base ops tables lower drivers can inherit from -
base, sata, pmp, sff and bmdma. To avoid overriding these ops
accidentaly, these ops are declared const and LLDs should always
inherit these instead of using them directly.
After finalization, all the ops table are identical before and after
the patch except for setting .irq_handler to ata_interrupt in drivers
which didn't use to. The .irq_handler doesn't have any actual effect
and the field will soon be removed by later patch.
* sata_sx4 is still using old style EH and currently doesn't take
advantage of ops inheritance.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 11:22:49 +08:00
|
|
|
static struct ata_port_operations jmicron_ops = {
|
|
|
|
.inherits = &ata_bmdma_port_ops,
|
2008-03-25 11:22:49 +08:00
|
|
|
.prereset = jmicron_pre_reset,
|
2006-08-30 06:12:40 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* jmicron_init_one - Register Jmicron ATA PCI device with kernel services
|
|
|
|
* @pdev: PCI device to register
|
2021-02-01 22:39:38 +08:00
|
|
|
* @id: PCI device ID
|
2006-08-30 06:12:40 +08:00
|
|
|
*
|
|
|
|
* Called from kernel PCI layer.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Inherited from PCI layer (may sleep).
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Zero on success, or -ERRNO value.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static int jmicron_init_one (struct pci_dev *pdev, const struct pci_device_id *id)
|
|
|
|
{
|
2007-05-04 18:43:58 +08:00
|
|
|
static const struct ata_port_info info = {
|
2007-05-28 18:59:48 +08:00
|
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
2006-08-30 06:12:40 +08:00
|
|
|
|
2009-03-15 04:38:24 +08:00
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
.mwdma_mask = ATA_MWDMA2,
|
2007-07-10 00:16:50 +08:00
|
|
|
.udma_mask = ATA_UDMA5,
|
2006-08-30 06:12:40 +08:00
|
|
|
|
|
|
|
.port_ops = &jmicron_ops,
|
|
|
|
};
|
2007-05-04 18:43:58 +08:00
|
|
|
const struct ata_port_info *ppi[] = { &info, NULL };
|
2006-08-30 06:12:40 +08:00
|
|
|
|
2010-05-20 04:10:22 +08:00
|
|
|
return ata_pci_bmdma_init_one(pdev, ppi, &jmicron_sht, NULL, 0);
|
2006-08-30 06:12:40 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pci_device_id jmicron_pci_tbl[] = {
|
2007-10-07 06:04:50 +08:00
|
|
|
{ PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
|
|
|
|
PCI_CLASS_STORAGE_IDE << 8, 0xffff00, 0 },
|
2006-08-30 06:12:40 +08:00
|
|
|
{ } /* terminate list */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver jmicron_pci_driver = {
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.id_table = jmicron_pci_tbl,
|
|
|
|
.probe = jmicron_init_one,
|
|
|
|
.remove = ata_pci_remove_one,
|
2014-05-07 23:17:44 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
2006-11-23 01:18:30 +08:00
|
|
|
.suspend = ata_pci_device_suspend,
|
2007-02-26 19:09:02 +08:00
|
|
|
.resume = ata_pci_device_resume,
|
2007-03-02 16:31:26 +08:00
|
|
|
#endif
|
2006-08-30 06:12:40 +08:00
|
|
|
};
|
|
|
|
|
2012-04-19 13:43:05 +08:00
|
|
|
module_pci_driver(jmicron_pci_driver);
|
2006-08-30 06:12:40 +08:00
|
|
|
|
|
|
|
MODULE_AUTHOR("Alan Cox");
|
|
|
|
MODULE_DESCRIPTION("SCSI low-level driver for Jmicron PATA ports");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, jmicron_pci_tbl);
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|