2013-02-04 23:09:16 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2013-11-15 05:02:10 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-02-20 10:32:52 +08:00
|
|
|
#include "imx6q-pinfunc.h"
|
2013-07-11 13:58:36 +08:00
|
|
|
#include "imx6qdl.dtsi"
|
2013-02-04 23:09:16 +08:00
|
|
|
|
|
|
|
/ {
|
2014-01-16 20:44:19 +08:00
|
|
|
aliases {
|
|
|
|
spi4 = &ecspi5;
|
|
|
|
};
|
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <0>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
operating-points = <
|
|
|
|
/* kHz uV */
|
|
|
|
1200000 1275000
|
|
|
|
996000 1250000
|
|
|
|
792000 1150000
|
2013-12-17 05:07:37 +08:00
|
|
|
396000 975000
|
2013-02-04 23:09:16 +08:00
|
|
|
>;
|
2013-12-19 22:16:48 +08:00
|
|
|
fsl,soc-operating-points = <
|
|
|
|
/* ARM kHz SOC-PU uV */
|
|
|
|
1200000 1275000
|
|
|
|
996000 1250000
|
|
|
|
792000 1175000
|
|
|
|
396000 1175000
|
|
|
|
>;
|
2013-02-04 23:09:16 +08:00
|
|
|
clock-latency = <61036>; /* two CLK32 periods */
|
|
|
|
clocks = <&clks 104>, <&clks 6>, <&clks 16>,
|
|
|
|
<&clks 17>, <&clks 170>;
|
|
|
|
clock-names = "arm", "pll2_pfd2_396m", "step",
|
|
|
|
"pll1_sw", "pll1_sys";
|
|
|
|
arm-supply = <®_arm>;
|
|
|
|
pu-supply = <®_pu>;
|
|
|
|
soc-supply = <®_soc>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <1>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@2 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <2>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@3 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <3>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
2013-07-23 15:25:13 +08:00
|
|
|
ocram: sram@00900000 {
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x00900000 0x40000>;
|
|
|
|
clocks = <&clks 142>;
|
|
|
|
};
|
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
aips-bus@02000000 { /* AIPS1 */
|
|
|
|
spba-bus@02000000 {
|
|
|
|
ecspi5: ecspi@02018000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
|
|
reg = <0x02018000 0x4000>;
|
2013-11-15 05:02:10 +08:00
|
|
|
interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
clocks = <&clks 116>, <&clks 116>;
|
|
|
|
clock-names = "ipg", "per";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
iomuxc: iomuxc@020e0000 {
|
|
|
|
compatible = "fsl,imx6q-iomuxc";
|
2013-07-12 11:38:50 +08:00
|
|
|
|
|
|
|
ipu2 {
|
|
|
|
pinctrl_ipu2_1: ipu2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN15__IPU2_DI0_PIN15 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN2__IPU2_DI0_PIN02 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN3__IPU2_DI0_PIN03 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN4__IPU2_DI0_PIN04 0x80000000
|
|
|
|
MX6QDL_PAD_DISP0_DAT0__IPU2_DISP0_DATA00 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT1__IPU2_DISP0_DATA01 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT2__IPU2_DISP0_DATA02 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT3__IPU2_DISP0_DATA03 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT4__IPU2_DISP0_DATA04 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT5__IPU2_DISP0_DATA05 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT6__IPU2_DISP0_DATA06 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT7__IPU2_DISP0_DATA07 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT8__IPU2_DISP0_DATA08 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT9__IPU2_DISP0_DATA09 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT12__IPU2_DISP0_DATA12 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT13__IPU2_DISP0_DATA13 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT14__IPU2_DISP0_DATA14 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT15__IPU2_DISP0_DATA15 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT16__IPU2_DISP0_DATA16 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT17__IPU2_DISP0_DATA17 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT18__IPU2_DISP0_DATA18 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT19__IPU2_DISP0_DATA19 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT20__IPU2_DISP0_DATA20 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT21__IPU2_DISP0_DATA21 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT22__IPU2_DISP0_DATA22 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT23__IPU2_DISP0_DATA23 0x10
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
2013-02-04 23:09:16 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-16 11:28:46 +08:00
|
|
|
sata: sata@02200000 {
|
|
|
|
compatible = "fsl,imx6q-ahci";
|
|
|
|
reg = <0x02200000 0x4000>;
|
2013-11-15 05:02:10 +08:00
|
|
|
interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
|
2013-07-16 11:28:46 +08:00
|
|
|
clocks = <&clks 154>, <&clks 187>, <&clks 105>;
|
|
|
|
clock-names = "sata", "sata_ref", "ahb";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
ipu2: ipu@02800000 {
|
|
|
|
#crtc-cells = <1>;
|
|
|
|
compatible = "fsl,imx6q-ipu";
|
|
|
|
reg = <0x02800000 0x400000>;
|
2013-11-15 05:02:10 +08:00
|
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 7 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
clocks = <&clks 133>, <&clks 134>, <&clks 137>;
|
|
|
|
clock-names = "bus", "di0", "di1";
|
2013-03-29 00:35:20 +08:00
|
|
|
resets = <&src 4>;
|
2013-02-04 23:09:16 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-03-28 23:23:35 +08:00
|
|
|
|
|
|
|
&ldb {
|
|
|
|
clocks = <&clks 33>, <&clks 34>,
|
|
|
|
<&clks 39>, <&clks 40>, <&clks 41>, <&clks 42>,
|
|
|
|
<&clks 135>, <&clks 136>;
|
|
|
|
clock-names = "di0_pll", "di1_pll",
|
|
|
|
"di0_sel", "di1_sel", "di2_sel", "di3_sel",
|
|
|
|
"di0", "di1";
|
|
|
|
|
|
|
|
lvds-channel@0 {
|
|
|
|
crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
lvds-channel@1 {
|
|
|
|
crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
|
|
|
|
};
|
|
|
|
};
|