2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
pinctrl: pxa: pxa2xx: add pin control skeleton
Add a pincontrol driver for pxa2xx architecture, encompassing all pxa25x
and pxa27x variants. This is only the pin muxing part of the driver.
One specific consideration is also the memory space (MMIO), which is
intertwined with the GPIO registers. To make things worse, the GPIO
direction register also affect pin muxing, as it chooses the "kind" of
pin, ie. the 4 output functions or 4 input functions.
The mapping between pinctrl notions and PXA Technical Reference Manual
is as follows :
- a pin is obviously a pin
- a group is also a pin, ie. group P101 is the pin 101
- a mux function is an alternate function
(ie. gpio-in, gpio-out, MMCLK, BTRTS, etc ...)
The individual architecture (pxa27x, pxa25x) instantiate a pin control
by providing a table of pins, each pin being provided a list of
PXA_FUNCTION (alternate functions).
Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2015-11-22 02:04:49 +08:00
|
|
|
if (ARCH_PXA || COMPILE_TEST)
|
|
|
|
|
|
|
|
|
|
config PINCTRL_PXA
|
|
|
|
|
bool
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
|
2016-04-11 03:39:51 +08:00
|
|
|
config PINCTRL_PXA25X
|
|
|
|
|
tristate "Marvell PXA25x pin controller driver"
|
|
|
|
|
select PINCTRL_PXA
|
|
|
|
|
default y if PXA25x
|
|
|
|
|
help
|
|
|
|
|
This is the pinctrl, pinmux, pinconf driver for the Marvell
|
|
|
|
|
PXA2xx block found in the pxa25x platforms.
|
|
|
|
|
|
2015-11-22 02:04:52 +08:00
|
|
|
config PINCTRL_PXA27X
|
|
|
|
|
tristate "Marvell PXA27x pin controller driver"
|
|
|
|
|
select PINCTRL_PXA
|
|
|
|
|
default y if PXA27x
|
|
|
|
|
help
|
|
|
|
|
This is the pinctrl, pinmux, pinconf driver for the Marvell
|
2016-04-11 03:39:51 +08:00
|
|
|
PXA2xx block found in the pxa27x platforms.
|
2015-11-22 02:04:52 +08:00
|
|
|
|
pinctrl: pxa: pxa2xx: add pin control skeleton
Add a pincontrol driver for pxa2xx architecture, encompassing all pxa25x
and pxa27x variants. This is only the pin muxing part of the driver.
One specific consideration is also the memory space (MMIO), which is
intertwined with the GPIO registers. To make things worse, the GPIO
direction register also affect pin muxing, as it chooses the "kind" of
pin, ie. the 4 output functions or 4 input functions.
The mapping between pinctrl notions and PXA Technical Reference Manual
is as follows :
- a pin is obviously a pin
- a group is also a pin, ie. group P101 is the pin 101
- a mux function is an alternate function
(ie. gpio-in, gpio-out, MMCLK, BTRTS, etc ...)
The individual architecture (pxa27x, pxa25x) instantiate a pin control
by providing a table of pins, each pin being provided a list of
PXA_FUNCTION (alternate functions).
Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2015-11-22 02:04:49 +08:00
|
|
|
endif
|
