2009-01-03 05:33:00 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2006 Dave Airlie <airlied@linux.ie>
|
|
|
|
* Copyright © 2006-2009 Intel Corporation
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
|
|
* DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors:
|
|
|
|
* Eric Anholt <eric@anholt.net>
|
|
|
|
* Jesse Barnes <jesse.barnes@intel.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/i2c.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 16:04:11 +08:00
|
|
|
#include <linux/slab.h>
|
2009-01-03 05:33:00 +08:00
|
|
|
#include <linux/delay.h>
|
|
|
|
#include "drmP.h"
|
|
|
|
#include "drm.h"
|
|
|
|
#include "drm_crtc.h"
|
2009-05-06 00:52:46 +08:00
|
|
|
#include "drm_edid.h"
|
2009-01-03 05:33:00 +08:00
|
|
|
#include "intel_drv.h"
|
|
|
|
#include "i915_drm.h"
|
|
|
|
#include "i915_drv.h"
|
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
struct intel_hdmi {
|
|
|
|
struct intel_encoder base;
|
2009-01-03 05:33:00 +08:00
|
|
|
u32 sdvox_reg;
|
2010-07-21 06:44:45 +08:00
|
|
|
int ddc_bus;
|
2011-02-22 06:23:52 +08:00
|
|
|
uint32_t color_range;
|
2009-04-02 13:13:26 +08:00
|
|
|
bool has_hdmi_sink;
|
2010-09-10 10:39:40 +08:00
|
|
|
bool has_audio;
|
2012-02-14 11:45:36 +08:00
|
|
|
enum hdmi_force_audio force_audio;
|
2011-08-04 00:22:55 +08:00
|
|
|
void (*write_infoframe)(struct drm_encoder *encoder,
|
|
|
|
struct dip_infoframe *frame);
|
2009-01-03 05:33:00 +08:00
|
|
|
};
|
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
static struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder)
|
|
|
|
{
|
2010-09-09 22:14:28 +08:00
|
|
|
return container_of(encoder, struct intel_hdmi, base.base);
|
2010-08-04 20:50:23 +08:00
|
|
|
}
|
|
|
|
|
2010-09-09 23:20:55 +08:00
|
|
|
static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector)
|
|
|
|
{
|
|
|
|
return container_of(intel_attached_encoder(connector),
|
|
|
|
struct intel_hdmi, base);
|
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
void intel_dip_infoframe_csum(struct dip_infoframe *frame)
|
2010-09-25 03:44:32 +08:00
|
|
|
{
|
2011-08-04 00:22:55 +08:00
|
|
|
uint8_t *data = (uint8_t *)frame;
|
2010-09-25 03:44:32 +08:00
|
|
|
uint8_t sum = 0;
|
|
|
|
unsigned i;
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
frame->checksum = 0;
|
|
|
|
frame->ecc = 0;
|
2010-09-25 03:44:32 +08:00
|
|
|
|
2011-09-22 13:46:00 +08:00
|
|
|
for (i = 0; i < frame->len + DIP_HEADER_SIZE; i++)
|
2010-09-25 03:44:32 +08:00
|
|
|
sum += data[i];
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
frame->checksum = 0x100 - sum;
|
2010-09-25 03:44:32 +08:00
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
static u32 intel_infoframe_index(struct dip_infoframe *frame)
|
2010-09-25 03:44:32 +08:00
|
|
|
{
|
2011-08-04 00:22:55 +08:00
|
|
|
u32 flags = 0;
|
|
|
|
|
|
|
|
switch (frame->type) {
|
|
|
|
case DIP_TYPE_AVI:
|
|
|
|
flags |= VIDEO_DIP_SELECT_AVI;
|
|
|
|
break;
|
|
|
|
case DIP_TYPE_SPD:
|
|
|
|
flags |= VIDEO_DIP_SELECT_SPD;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return flags;
|
|
|
|
}
|
|
|
|
|
|
|
|
static u32 intel_infoframe_flags(struct dip_infoframe *frame)
|
|
|
|
{
|
|
|
|
u32 flags = 0;
|
|
|
|
|
|
|
|
switch (frame->type) {
|
|
|
|
case DIP_TYPE_AVI:
|
|
|
|
flags |= VIDEO_DIP_ENABLE_AVI | VIDEO_DIP_FREQ_VSYNC;
|
|
|
|
break;
|
|
|
|
case DIP_TYPE_SPD:
|
2011-09-22 13:46:00 +08:00
|
|
|
flags |= VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_FREQ_VSYNC;
|
2011-08-04 00:22:55 +08:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return flags;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void i9xx_write_infoframe(struct drm_encoder *encoder,
|
|
|
|
struct dip_infoframe *frame)
|
|
|
|
{
|
|
|
|
uint32_t *data = (uint32_t *)frame;
|
2010-09-25 03:44:32 +08:00
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
|
2011-08-04 00:22:55 +08:00
|
|
|
u32 port, flags, val = I915_READ(VIDEO_DIP_CTL);
|
|
|
|
unsigned i, len = DIP_HEADER_SIZE + frame->len;
|
2010-09-25 03:44:32 +08:00
|
|
|
|
|
|
|
|
|
|
|
/* XXX first guess at handling video port, is this corrent? */
|
|
|
|
if (intel_hdmi->sdvox_reg == SDVOB)
|
|
|
|
port = VIDEO_DIP_PORT_B;
|
|
|
|
else if (intel_hdmi->sdvox_reg == SDVOC)
|
|
|
|
port = VIDEO_DIP_PORT_C;
|
|
|
|
else
|
|
|
|
return;
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
flags = intel_infoframe_index(frame);
|
|
|
|
|
|
|
|
val &= ~VIDEO_DIP_SELECT_MASK;
|
|
|
|
|
|
|
|
I915_WRITE(VIDEO_DIP_CTL, val | port | flags);
|
2010-09-25 03:44:32 +08:00
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
for (i = 0; i < len; i += 4) {
|
2010-09-25 03:44:32 +08:00
|
|
|
I915_WRITE(VIDEO_DIP_DATA, *data);
|
|
|
|
data++;
|
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
flags |= intel_infoframe_flags(frame);
|
|
|
|
|
|
|
|
I915_WRITE(VIDEO_DIP_CTL, VIDEO_DIP_ENABLE | val | port | flags);
|
2010-09-25 03:44:32 +08:00
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
static void ironlake_write_infoframe(struct drm_encoder *encoder,
|
|
|
|
struct dip_infoframe *frame)
|
2011-07-09 02:31:57 +08:00
|
|
|
{
|
2011-08-04 00:22:55 +08:00
|
|
|
uint32_t *data = (uint32_t *)frame;
|
2011-07-09 02:31:57 +08:00
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
struct drm_crtc *crtc = encoder->crtc;
|
|
|
|
struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
|
|
|
|
int reg = TVIDEO_DIP_CTL(intel_crtc->pipe);
|
2011-08-04 00:22:55 +08:00
|
|
|
unsigned i, len = DIP_HEADER_SIZE + frame->len;
|
|
|
|
u32 flags, val = I915_READ(reg);
|
2011-07-09 02:31:57 +08:00
|
|
|
|
|
|
|
intel_wait_for_vblank(dev, intel_crtc->pipe);
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
flags = intel_infoframe_index(frame);
|
2011-07-09 02:31:57 +08:00
|
|
|
|
2011-09-22 13:46:00 +08:00
|
|
|
val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */
|
2011-08-04 00:22:55 +08:00
|
|
|
|
2011-09-22 13:46:00 +08:00
|
|
|
I915_WRITE(reg, VIDEO_DIP_ENABLE | val | flags);
|
2011-08-04 00:22:55 +08:00
|
|
|
|
|
|
|
for (i = 0; i < len; i += 4) {
|
2011-07-09 02:31:57 +08:00
|
|
|
I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data);
|
|
|
|
data++;
|
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
flags |= intel_infoframe_flags(frame);
|
|
|
|
|
|
|
|
I915_WRITE(reg, VIDEO_DIP_ENABLE | val | flags);
|
|
|
|
}
|
2012-03-29 04:39:32 +08:00
|
|
|
|
|
|
|
static void vlv_write_infoframe(struct drm_encoder *encoder,
|
|
|
|
struct dip_infoframe *frame)
|
|
|
|
{
|
|
|
|
uint32_t *data = (uint32_t *)frame;
|
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
struct drm_crtc *crtc = encoder->crtc;
|
|
|
|
struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
|
|
|
|
int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe);
|
|
|
|
unsigned i, len = DIP_HEADER_SIZE + frame->len;
|
|
|
|
u32 flags, val = I915_READ(reg);
|
|
|
|
|
|
|
|
intel_wait_for_vblank(dev, intel_crtc->pipe);
|
|
|
|
|
|
|
|
flags = intel_infoframe_index(frame);
|
|
|
|
|
|
|
|
val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */
|
|
|
|
|
|
|
|
I915_WRITE(reg, VIDEO_DIP_ENABLE | val | flags);
|
|
|
|
|
|
|
|
for (i = 0; i < len; i += 4) {
|
|
|
|
I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data);
|
|
|
|
data++;
|
|
|
|
}
|
|
|
|
|
|
|
|
flags |= intel_infoframe_flags(frame);
|
|
|
|
|
|
|
|
I915_WRITE(reg, VIDEO_DIP_ENABLE | val | flags);
|
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
static void intel_set_infoframe(struct drm_encoder *encoder,
|
|
|
|
struct dip_infoframe *frame)
|
|
|
|
{
|
|
|
|
struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
|
|
|
|
|
|
|
|
if (!intel_hdmi->has_hdmi_sink)
|
|
|
|
return;
|
|
|
|
|
|
|
|
intel_dip_infoframe_csum(frame);
|
|
|
|
intel_hdmi->write_infoframe(encoder, frame);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder)
|
|
|
|
{
|
|
|
|
struct dip_infoframe avi_if = {
|
|
|
|
.type = DIP_TYPE_AVI,
|
|
|
|
.ver = DIP_VERSION_AVI,
|
|
|
|
.len = DIP_LEN_AVI,
|
|
|
|
};
|
|
|
|
|
|
|
|
intel_set_infoframe(encoder, &avi_if);
|
2011-07-09 02:31:57 +08:00
|
|
|
}
|
|
|
|
|
2011-08-04 00:22:56 +08:00
|
|
|
static void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder)
|
|
|
|
{
|
|
|
|
struct dip_infoframe spd_if;
|
|
|
|
|
|
|
|
memset(&spd_if, 0, sizeof(spd_if));
|
|
|
|
spd_if.type = DIP_TYPE_SPD;
|
|
|
|
spd_if.ver = DIP_VERSION_SPD;
|
|
|
|
spd_if.len = DIP_LEN_SPD;
|
|
|
|
strcpy(spd_if.body.spd.vn, "Intel");
|
|
|
|
strcpy(spd_if.body.spd.pd, "Integrated gfx");
|
|
|
|
spd_if.body.spd.sdi = DIP_SPD_PC;
|
|
|
|
|
|
|
|
intel_set_infoframe(encoder, &spd_if);
|
|
|
|
}
|
|
|
|
|
2009-01-03 05:33:00 +08:00
|
|
|
static void intel_hdmi_mode_set(struct drm_encoder *encoder,
|
|
|
|
struct drm_display_mode *mode,
|
|
|
|
struct drm_display_mode *adjusted_mode)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
struct drm_crtc *crtc = encoder->crtc;
|
|
|
|
struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
|
2010-08-04 20:50:23 +08:00
|
|
|
struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
|
2009-01-03 05:33:00 +08:00
|
|
|
u32 sdvox;
|
|
|
|
|
2010-07-17 02:46:31 +08:00
|
|
|
sdvox = SDVO_ENCODING_HDMI | SDVO_BORDER_ENABLE;
|
2011-06-25 03:19:19 +08:00
|
|
|
if (!HAS_PCH_SPLIT(dev))
|
|
|
|
sdvox |= intel_hdmi->color_range;
|
2010-07-17 02:46:31 +08:00
|
|
|
if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
|
|
|
|
sdvox |= SDVO_VSYNC_ACTIVE_HIGH;
|
|
|
|
if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
|
|
|
|
sdvox |= SDVO_HSYNC_ACTIVE_HIGH;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2011-06-25 03:19:25 +08:00
|
|
|
if (intel_crtc->bpp > 24)
|
|
|
|
sdvox |= COLOR_FORMAT_12bpc;
|
|
|
|
else
|
|
|
|
sdvox |= COLOR_FORMAT_8bpc;
|
|
|
|
|
2010-09-10 10:39:40 +08:00
|
|
|
/* Required on CPT */
|
|
|
|
if (intel_hdmi->has_hdmi_sink && HAS_PCH_CPT(dev))
|
|
|
|
sdvox |= HDMI_MODE_SELECT;
|
|
|
|
|
2010-09-25 03:44:32 +08:00
|
|
|
if (intel_hdmi->has_audio) {
|
drm/i915: pass ELD to HDMI/DP audio driver
Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
SandyBridge/CougarPoint and IvyBridge/PantherPoint chips.
ELD (EDID-Like Data) describes to the HDMI/DP audio driver the audio
capabilities of the plugged monitor. It's built and passed to audio
driver in 2 steps:
(1) at get_modes time, parse EDID and save ELD to drm_connector.eld[]
(2) at mode_set time, write drm_connector.eld[] to the Transcoder's hw
ELD buffer and set the ELD_valid bit to inform HDMI/DP audio driver
This patch is tested OK on G45/HDMI, IbexPeak/HDMI and IvyBridge/HDMI+DP.
Test scheme: plug in the HDMI/DP monitor, and run
cat /proc/asound/card0/eld*
to check if the monitor name, HDMI/DP type, etc. show up correctly.
Minor imperfection: the GEN5_AUD_CNTL_ST/DIP_Port_Select field always
reads 0 (reserved). Without knowing the port number, I worked it around
by setting the ELD_valid bit for ALL the three ports. It's tested to not
be a problem, because the audio driver will find invalid ELD data and
hence rightfully abort, even when it sees the ELD_valid indicator.
Thanks to Zhenyu and Pierre-Louis for a lot of valuable help and testing.
CC: Zhao Yakui <yakui.zhao@intel.com>
CC: Wang Zhenyu <zhenyu.z.wang@intel.com>
CC: Jeremy Bush <contractfrombelow@gmail.com>
CC: Christopher White <c.white@pulseforce.com>
CC: Pierre-Louis Bossart <pierre-louis.bossart@intel.com>
CC: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Keith Packard <keithp@keithp.com>
2011-09-05 14:25:34 +08:00
|
|
|
DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n",
|
|
|
|
pipe_name(intel_crtc->pipe));
|
2009-01-03 05:33:00 +08:00
|
|
|
sdvox |= SDVO_AUDIO_ENABLE;
|
2010-09-25 03:44:32 +08:00
|
|
|
sdvox |= SDVO_NULL_PACKETS_DURING_VSYNC;
|
drm/i915: pass ELD to HDMI/DP audio driver
Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
SandyBridge/CougarPoint and IvyBridge/PantherPoint chips.
ELD (EDID-Like Data) describes to the HDMI/DP audio driver the audio
capabilities of the plugged monitor. It's built and passed to audio
driver in 2 steps:
(1) at get_modes time, parse EDID and save ELD to drm_connector.eld[]
(2) at mode_set time, write drm_connector.eld[] to the Transcoder's hw
ELD buffer and set the ELD_valid bit to inform HDMI/DP audio driver
This patch is tested OK on G45/HDMI, IbexPeak/HDMI and IvyBridge/HDMI+DP.
Test scheme: plug in the HDMI/DP monitor, and run
cat /proc/asound/card0/eld*
to check if the monitor name, HDMI/DP type, etc. show up correctly.
Minor imperfection: the GEN5_AUD_CNTL_ST/DIP_Port_Select field always
reads 0 (reserved). Without knowing the port number, I worked it around
by setting the ELD_valid bit for ALL the three ports. It's tested to not
be a problem, because the audio driver will find invalid ELD data and
hence rightfully abort, even when it sees the ELD_valid indicator.
Thanks to Zhenyu and Pierre-Louis for a lot of valuable help and testing.
CC: Zhao Yakui <yakui.zhao@intel.com>
CC: Wang Zhenyu <zhenyu.z.wang@intel.com>
CC: Jeremy Bush <contractfrombelow@gmail.com>
CC: Christopher White <c.white@pulseforce.com>
CC: Pierre-Louis Bossart <pierre-louis.bossart@intel.com>
CC: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Keith Packard <keithp@keithp.com>
2011-09-05 14:25:34 +08:00
|
|
|
intel_write_eld(encoder, adjusted_mode);
|
2010-09-25 03:44:32 +08:00
|
|
|
}
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2011-10-13 00:01:58 +08:00
|
|
|
if (HAS_PCH_CPT(dev))
|
|
|
|
sdvox |= PORT_TRANS_SEL_CPT(intel_crtc->pipe);
|
|
|
|
else if (intel_crtc->pipe == 1)
|
|
|
|
sdvox |= SDVO_PIPE_B_SELECT;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
I915_WRITE(intel_hdmi->sdvox_reg, sdvox);
|
|
|
|
POSTING_READ(intel_hdmi->sdvox_reg);
|
2010-09-25 03:44:32 +08:00
|
|
|
|
2011-08-04 00:22:55 +08:00
|
|
|
intel_hdmi_set_avi_infoframe(encoder);
|
2011-08-04 00:22:56 +08:00
|
|
|
intel_hdmi_set_spd_infoframe(encoder);
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void intel_hdmi_dpms(struct drm_encoder *encoder, int mode)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
2010-08-04 20:50:23 +08:00
|
|
|
struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);
|
2009-01-03 05:33:00 +08:00
|
|
|
u32 temp;
|
2011-12-09 20:42:20 +08:00
|
|
|
u32 enable_bits = SDVO_ENABLE;
|
|
|
|
|
|
|
|
if (intel_hdmi->has_audio)
|
|
|
|
enable_bits |= SDVO_AUDIO_ENABLE;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
temp = I915_READ(intel_hdmi->sdvox_reg);
|
2009-11-02 15:52:30 +08:00
|
|
|
|
|
|
|
/* HW workaround, need to toggle enable bit off and on for 12bpc, but
|
|
|
|
* we do this anyway which shows more stable in testing.
|
|
|
|
*/
|
2010-01-29 08:45:52 +08:00
|
|
|
if (HAS_PCH_SPLIT(dev)) {
|
2010-08-04 20:50:23 +08:00
|
|
|
I915_WRITE(intel_hdmi->sdvox_reg, temp & ~SDVO_ENABLE);
|
|
|
|
POSTING_READ(intel_hdmi->sdvox_reg);
|
2009-11-02 15:52:30 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (mode != DRM_MODE_DPMS_ON) {
|
2011-12-09 20:42:20 +08:00
|
|
|
temp &= ~enable_bits;
|
2009-01-03 05:33:00 +08:00
|
|
|
} else {
|
2011-12-09 20:42:20 +08:00
|
|
|
temp |= enable_bits;
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
2009-11-02 15:52:30 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
I915_WRITE(intel_hdmi->sdvox_reg, temp);
|
|
|
|
POSTING_READ(intel_hdmi->sdvox_reg);
|
2009-11-02 15:52:30 +08:00
|
|
|
|
|
|
|
/* HW workaround, need to write this twice for issue that may result
|
|
|
|
* in first write getting masked.
|
|
|
|
*/
|
2010-01-29 08:45:52 +08:00
|
|
|
if (HAS_PCH_SPLIT(dev)) {
|
2010-08-04 20:50:23 +08:00
|
|
|
I915_WRITE(intel_hdmi->sdvox_reg, temp);
|
|
|
|
POSTING_READ(intel_hdmi->sdvox_reg);
|
2009-11-02 15:52:30 +08:00
|
|
|
}
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int intel_hdmi_mode_valid(struct drm_connector *connector,
|
|
|
|
struct drm_display_mode *mode)
|
|
|
|
{
|
|
|
|
if (mode->clock > 165000)
|
|
|
|
return MODE_CLOCK_HIGH;
|
|
|
|
if (mode->clock < 20000)
|
2011-05-30 18:48:26 +08:00
|
|
|
return MODE_CLOCK_LOW;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
|
|
|
if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
|
|
|
|
return MODE_NO_DBLESCAN;
|
|
|
|
|
|
|
|
return MODE_OK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool intel_hdmi_mode_fixup(struct drm_encoder *encoder,
|
|
|
|
struct drm_display_mode *mode,
|
|
|
|
struct drm_display_mode *adjusted_mode)
|
|
|
|
{
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2009-05-06 00:52:46 +08:00
|
|
|
static enum drm_connector_status
|
2010-09-14 18:07:23 +08:00
|
|
|
intel_hdmi_detect(struct drm_connector *connector, bool force)
|
2009-04-02 13:13:26 +08:00
|
|
|
{
|
2010-09-09 23:20:55 +08:00
|
|
|
struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector);
|
2010-07-21 06:44:45 +08:00
|
|
|
struct drm_i915_private *dev_priv = connector->dev->dev_private;
|
|
|
|
struct edid *edid;
|
2009-05-06 00:52:46 +08:00
|
|
|
enum drm_connector_status status = connector_status_disconnected;
|
2009-04-02 13:13:26 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
intel_hdmi->has_hdmi_sink = false;
|
2010-09-10 10:39:40 +08:00
|
|
|
intel_hdmi->has_audio = false;
|
2010-07-21 06:44:45 +08:00
|
|
|
edid = drm_get_edid(connector,
|
2012-03-28 02:36:14 +08:00
|
|
|
intel_gmbus_get_adapter(dev_priv,
|
|
|
|
intel_hdmi->ddc_bus));
|
drm/i915: hdmi detection according by reading edid
According to investigations from windows team ,hw team,
and our test results on all 4x platofrms available
(gm45, g45b, q45, g45a, g45c, g41a, and g41), we find
currently Hot plug live status and Hot plug interrupt
detection are not reliable, sometime the results from
the two approaches are contradicts. So we chose edid
detection for hdmi output.
Signed-off-by: Ma Ling <ling.ma@intel.com>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
2009-07-16 17:23:09 +08:00
|
|
|
|
2009-05-06 00:52:46 +08:00
|
|
|
if (edid) {
|
2009-06-22 13:14:55 +08:00
|
|
|
if (edid->input & DRM_EDID_INPUT_DIGITAL) {
|
2009-05-06 00:52:46 +08:00
|
|
|
status = connector_status_connected;
|
2012-02-14 11:45:36 +08:00
|
|
|
if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI)
|
|
|
|
intel_hdmi->has_hdmi_sink =
|
|
|
|
drm_detect_hdmi_monitor(edid);
|
2010-09-10 10:39:40 +08:00
|
|
|
intel_hdmi->has_audio = drm_detect_monitor_audio(edid);
|
2009-05-06 00:52:46 +08:00
|
|
|
}
|
2010-03-29 15:57:42 +08:00
|
|
|
connector->display_info.raw_edid = NULL;
|
2009-05-06 00:52:46 +08:00
|
|
|
kfree(edid);
|
2009-04-02 13:13:26 +08:00
|
|
|
}
|
2009-06-05 15:38:43 +08:00
|
|
|
|
2010-09-19 16:29:33 +08:00
|
|
|
if (status == connector_status_connected) {
|
2012-02-14 11:45:36 +08:00
|
|
|
if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO)
|
|
|
|
intel_hdmi->has_audio =
|
|
|
|
(intel_hdmi->force_audio == HDMI_AUDIO_ON);
|
2010-09-19 16:29:33 +08:00
|
|
|
}
|
|
|
|
|
drm/i915: hdmi detection according by reading edid
According to investigations from windows team ,hw team,
and our test results on all 4x platofrms available
(gm45, g45b, q45, g45a, g45c, g41a, and g41), we find
currently Hot plug live status and Hot plug interrupt
detection are not reliable, sometime the results from
the two approaches are contradicts. So we chose edid
detection for hdmi output.
Signed-off-by: Ma Ling <ling.ma@intel.com>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
2009-07-16 17:23:09 +08:00
|
|
|
return status;
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int intel_hdmi_get_modes(struct drm_connector *connector)
|
|
|
|
{
|
2010-09-09 23:20:55 +08:00
|
|
|
struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector);
|
2010-07-21 06:44:45 +08:00
|
|
|
struct drm_i915_private *dev_priv = connector->dev->dev_private;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
|
|
|
/* We should parse the EDID data and find out if it's an HDMI sink so
|
|
|
|
* we can send audio to it.
|
|
|
|
*/
|
|
|
|
|
2010-07-21 06:44:45 +08:00
|
|
|
return intel_ddc_get_modes(connector,
|
2012-03-28 02:36:14 +08:00
|
|
|
intel_gmbus_get_adapter(dev_priv,
|
|
|
|
intel_hdmi->ddc_bus));
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
|
|
|
|
2011-02-10 02:46:58 +08:00
|
|
|
static bool
|
|
|
|
intel_hdmi_detect_audio(struct drm_connector *connector)
|
|
|
|
{
|
|
|
|
struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector);
|
|
|
|
struct drm_i915_private *dev_priv = connector->dev->dev_private;
|
|
|
|
struct edid *edid;
|
|
|
|
bool has_audio = false;
|
|
|
|
|
|
|
|
edid = drm_get_edid(connector,
|
2012-03-28 02:36:14 +08:00
|
|
|
intel_gmbus_get_adapter(dev_priv,
|
|
|
|
intel_hdmi->ddc_bus));
|
2011-02-10 02:46:58 +08:00
|
|
|
if (edid) {
|
|
|
|
if (edid->input & DRM_EDID_INPUT_DIGITAL)
|
|
|
|
has_audio = drm_detect_monitor_audio(edid);
|
|
|
|
|
|
|
|
connector->display_info.raw_edid = NULL;
|
|
|
|
kfree(edid);
|
|
|
|
}
|
|
|
|
|
|
|
|
return has_audio;
|
|
|
|
}
|
|
|
|
|
2010-09-19 16:29:33 +08:00
|
|
|
static int
|
|
|
|
intel_hdmi_set_property(struct drm_connector *connector,
|
|
|
|
struct drm_property *property,
|
|
|
|
uint64_t val)
|
|
|
|
{
|
|
|
|
struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector);
|
2011-02-22 06:23:52 +08:00
|
|
|
struct drm_i915_private *dev_priv = connector->dev->dev_private;
|
2010-09-19 16:29:33 +08:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = drm_connector_property_set_value(connector, property, val);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2011-05-13 05:17:24 +08:00
|
|
|
if (property == dev_priv->force_audio_property) {
|
2012-02-14 11:45:36 +08:00
|
|
|
enum hdmi_force_audio i = val;
|
2011-02-10 02:46:58 +08:00
|
|
|
bool has_audio;
|
|
|
|
|
|
|
|
if (i == intel_hdmi->force_audio)
|
2010-09-19 16:29:33 +08:00
|
|
|
return 0;
|
|
|
|
|
2011-02-10 02:46:58 +08:00
|
|
|
intel_hdmi->force_audio = i;
|
2010-09-19 16:29:33 +08:00
|
|
|
|
2012-02-14 11:45:36 +08:00
|
|
|
if (i == HDMI_AUDIO_AUTO)
|
2011-02-10 02:46:58 +08:00
|
|
|
has_audio = intel_hdmi_detect_audio(connector);
|
|
|
|
else
|
2012-02-14 11:45:36 +08:00
|
|
|
has_audio = (i == HDMI_AUDIO_ON);
|
2011-02-10 02:46:58 +08:00
|
|
|
|
2012-02-14 11:45:36 +08:00
|
|
|
if (i == HDMI_AUDIO_OFF_DVI)
|
|
|
|
intel_hdmi->has_hdmi_sink = 0;
|
2010-09-19 16:29:33 +08:00
|
|
|
|
2011-02-10 02:46:58 +08:00
|
|
|
intel_hdmi->has_audio = has_audio;
|
2010-09-19 16:29:33 +08:00
|
|
|
goto done;
|
|
|
|
}
|
|
|
|
|
2011-02-22 06:23:52 +08:00
|
|
|
if (property == dev_priv->broadcast_rgb_property) {
|
|
|
|
if (val == !!intel_hdmi->color_range)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
intel_hdmi->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0;
|
|
|
|
goto done;
|
|
|
|
}
|
|
|
|
|
2010-09-19 16:29:33 +08:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
done:
|
|
|
|
if (intel_hdmi->base.base.crtc) {
|
|
|
|
struct drm_crtc *crtc = intel_hdmi->base.base.crtc;
|
|
|
|
drm_crtc_helper_set_mode(crtc, &crtc->mode,
|
|
|
|
crtc->x, crtc->y,
|
|
|
|
crtc->fb);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-01-03 05:33:00 +08:00
|
|
|
static void intel_hdmi_destroy(struct drm_connector *connector)
|
|
|
|
{
|
|
|
|
drm_sysfs_connector_remove(connector);
|
|
|
|
drm_connector_cleanup(connector);
|
2010-03-29 15:57:42 +08:00
|
|
|
kfree(connector);
|
2009-01-03 05:33:00 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct drm_encoder_helper_funcs intel_hdmi_helper_funcs = {
|
|
|
|
.dpms = intel_hdmi_dpms,
|
|
|
|
.mode_fixup = intel_hdmi_mode_fixup,
|
|
|
|
.prepare = intel_encoder_prepare,
|
|
|
|
.mode_set = intel_hdmi_mode_set,
|
|
|
|
.commit = intel_encoder_commit,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct drm_connector_funcs intel_hdmi_connector_funcs = {
|
2009-05-31 11:42:28 +08:00
|
|
|
.dpms = drm_helper_connector_dpms,
|
2009-01-03 05:33:00 +08:00
|
|
|
.detect = intel_hdmi_detect,
|
|
|
|
.fill_modes = drm_helper_probe_single_connector_modes,
|
2010-09-19 16:29:33 +08:00
|
|
|
.set_property = intel_hdmi_set_property,
|
2009-01-03 05:33:00 +08:00
|
|
|
.destroy = intel_hdmi_destroy,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = {
|
|
|
|
.get_modes = intel_hdmi_get_modes,
|
|
|
|
.mode_valid = intel_hdmi_mode_valid,
|
2010-09-09 23:20:55 +08:00
|
|
|
.best_encoder = intel_best_encoder,
|
2009-01-03 05:33:00 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static const struct drm_encoder_funcs intel_hdmi_enc_funcs = {
|
2010-08-04 20:50:23 +08:00
|
|
|
.destroy = intel_encoder_destroy,
|
2009-01-03 05:33:00 +08:00
|
|
|
};
|
|
|
|
|
2010-09-19 16:29:33 +08:00
|
|
|
static void
|
|
|
|
intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector)
|
|
|
|
{
|
2011-05-13 05:17:24 +08:00
|
|
|
intel_attach_force_audio_property(connector);
|
2011-02-22 06:23:52 +08:00
|
|
|
intel_attach_broadcast_rgb_property(connector);
|
2010-09-19 16:29:33 +08:00
|
|
|
}
|
|
|
|
|
2009-01-03 05:33:00 +08:00
|
|
|
void intel_hdmi_init(struct drm_device *dev, int sdvox_reg)
|
|
|
|
{
|
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
struct drm_connector *connector;
|
2010-03-26 02:11:14 +08:00
|
|
|
struct intel_encoder *intel_encoder;
|
2010-03-29 15:57:42 +08:00
|
|
|
struct intel_connector *intel_connector;
|
2010-08-04 20:50:23 +08:00
|
|
|
struct intel_hdmi *intel_hdmi;
|
2011-09-22 13:46:00 +08:00
|
|
|
int i;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
intel_hdmi = kzalloc(sizeof(struct intel_hdmi), GFP_KERNEL);
|
|
|
|
if (!intel_hdmi)
|
2009-01-03 05:33:00 +08:00
|
|
|
return;
|
2010-03-29 15:57:42 +08:00
|
|
|
|
|
|
|
intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
|
|
|
|
if (!intel_connector) {
|
2010-08-04 20:50:23 +08:00
|
|
|
kfree(intel_hdmi);
|
2010-03-29 15:57:42 +08:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
intel_encoder = &intel_hdmi->base;
|
2010-09-15 19:03:59 +08:00
|
|
|
drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs,
|
|
|
|
DRM_MODE_ENCODER_TMDS);
|
|
|
|
|
2010-03-29 15:57:42 +08:00
|
|
|
connector = &intel_connector->base;
|
2009-01-03 05:33:00 +08:00
|
|
|
drm_connector_init(dev, connector, &intel_hdmi_connector_funcs,
|
2009-09-24 03:08:29 +08:00
|
|
|
DRM_MODE_CONNECTOR_HDMIA);
|
2009-01-03 05:33:00 +08:00
|
|
|
drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs);
|
|
|
|
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->type = INTEL_OUTPUT_HDMI;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-05-07 14:42:51 +08:00
|
|
|
connector->polled = DRM_CONNECTOR_POLL_HPD;
|
2012-01-28 21:49:26 +08:00
|
|
|
connector->interlace_allowed = 1;
|
2009-01-03 05:33:00 +08:00
|
|
|
connector->doublescan_allowed = 0;
|
2011-09-03 03:54:37 +08:00
|
|
|
intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
|
2009-01-03 05:33:00 +08:00
|
|
|
|
|
|
|
/* Set up the DDC bus. */
|
2009-08-24 13:50:24 +08:00
|
|
|
if (sdvox_reg == SDVOB) {
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->clone_mask = (1 << INTEL_HDMIB_CLONE_BIT);
|
2010-07-21 06:44:45 +08:00
|
|
|
intel_hdmi->ddc_bus = GMBUS_PORT_DPB;
|
2009-12-12 03:07:17 +08:00
|
|
|
dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS;
|
2009-08-24 13:50:24 +08:00
|
|
|
} else if (sdvox_reg == SDVOC) {
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->clone_mask = (1 << INTEL_HDMIC_CLONE_BIT);
|
2010-07-21 06:44:45 +08:00
|
|
|
intel_hdmi->ddc_bus = GMBUS_PORT_DPC;
|
2009-12-12 03:07:17 +08:00
|
|
|
dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS;
|
2009-08-24 13:50:24 +08:00
|
|
|
} else if (sdvox_reg == HDMIB) {
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->clone_mask = (1 << INTEL_HDMID_CLONE_BIT);
|
2010-07-21 06:44:45 +08:00
|
|
|
intel_hdmi->ddc_bus = GMBUS_PORT_DPB;
|
2009-12-12 03:07:17 +08:00
|
|
|
dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS;
|
2009-08-24 13:50:24 +08:00
|
|
|
} else if (sdvox_reg == HDMIC) {
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->clone_mask = (1 << INTEL_HDMIE_CLONE_BIT);
|
2010-07-21 06:44:45 +08:00
|
|
|
intel_hdmi->ddc_bus = GMBUS_PORT_DPC;
|
2009-12-12 03:07:17 +08:00
|
|
|
dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS;
|
2009-08-24 13:50:24 +08:00
|
|
|
} else if (sdvox_reg == HDMID) {
|
2010-03-26 02:11:14 +08:00
|
|
|
intel_encoder->clone_mask = (1 << INTEL_HDMIF_CLONE_BIT);
|
2010-07-21 06:44:45 +08:00
|
|
|
intel_hdmi->ddc_bus = GMBUS_PORT_DPD;
|
2009-12-12 03:07:17 +08:00
|
|
|
dev_priv->hotplug_supported_mask |= HDMID_HOTPLUG_INT_STATUS;
|
2009-08-24 13:50:24 +08:00
|
|
|
}
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-08-04 20:50:23 +08:00
|
|
|
intel_hdmi->sdvox_reg = sdvox_reg;
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2011-09-22 13:46:00 +08:00
|
|
|
if (!HAS_PCH_SPLIT(dev)) {
|
2011-08-04 00:22:55 +08:00
|
|
|
intel_hdmi->write_infoframe = i9xx_write_infoframe;
|
2011-09-22 13:46:00 +08:00
|
|
|
I915_WRITE(VIDEO_DIP_CTL, 0);
|
2012-03-29 04:39:32 +08:00
|
|
|
} else if (IS_VALLEYVIEW(dev)) {
|
|
|
|
intel_hdmi->write_infoframe = vlv_write_infoframe;
|
|
|
|
for_each_pipe(i)
|
|
|
|
I915_WRITE(VLV_TVIDEO_DIP_CTL(i), 0);
|
|
|
|
} else {
|
2011-08-04 00:22:55 +08:00
|
|
|
intel_hdmi->write_infoframe = ironlake_write_infoframe;
|
2011-09-22 13:46:00 +08:00
|
|
|
for_each_pipe(i)
|
|
|
|
I915_WRITE(TVIDEO_DIP_CTL(i), 0);
|
|
|
|
}
|
2011-08-04 00:22:55 +08:00
|
|
|
|
2010-09-09 22:14:28 +08:00
|
|
|
drm_encoder_helper_add(&intel_encoder->base, &intel_hdmi_helper_funcs);
|
2009-01-03 05:33:00 +08:00
|
|
|
|
2010-09-19 16:29:33 +08:00
|
|
|
intel_hdmi_add_properties(intel_hdmi, connector);
|
|
|
|
|
2010-09-09 23:20:55 +08:00
|
|
|
intel_connector_attach_encoder(intel_connector, intel_encoder);
|
2009-01-03 05:33:00 +08:00
|
|
|
drm_sysfs_connector_add(connector);
|
|
|
|
|
|
|
|
/* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written
|
|
|
|
* 0xd. Failure to do so will result in spurious interrupts being
|
|
|
|
* generated on the port when a cable is not attached.
|
|
|
|
*/
|
|
|
|
if (IS_G4X(dev) && !IS_GM45(dev)) {
|
|
|
|
u32 temp = I915_READ(PEG_BAND_GAP_DATA);
|
|
|
|
I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd);
|
|
|
|
}
|
|
|
|
}
|