2011-10-17 08:42:17 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
|
|
|
* Copyright 2011 Linaro Ltd.
|
|
|
|
|
*
|
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
|
*
|
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
aliases {
|
2011-12-14 09:26:45 +08:00
|
|
|
serial0 = &uart1;
|
|
|
|
|
serial1 = &uart2;
|
|
|
|
|
serial2 = &uart3;
|
2012-08-05 14:01:28 +08:00
|
|
|
gpio0 = &gpio1;
|
|
|
|
|
gpio1 = &gpio2;
|
|
|
|
|
gpio2 = &gpio3;
|
|
|
|
|
gpio3 = &gpio4;
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
tzic: tz-interrupt-controller@e0000000 {
|
|
|
|
|
compatible = "fsl,imx51-tzic", "fsl,tzic";
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
reg = <0xe0000000 0x4000>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
ckil {
|
|
|
|
|
compatible = "fsl,imx-ckil", "fixed-clock";
|
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ckih1 {
|
|
|
|
|
compatible = "fsl,imx-ckih1", "fixed-clock";
|
|
|
|
|
clock-frequency = <22579200>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ckih2 {
|
|
|
|
|
compatible = "fsl,imx-ckih2", "fixed-clock";
|
|
|
|
|
clock-frequency = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
osc {
|
|
|
|
|
compatible = "fsl,imx-osc", "fixed-clock";
|
|
|
|
|
clock-frequency = <24000000>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
soc {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
interrupt-parent = <&tzic>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
aips@70000000 { /* AIPS1 */
|
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x70000000 0x10000000>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
spba@70000000 {
|
|
|
|
|
compatible = "fsl,spba-bus", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x70000000 0x40000>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
esdhc@70004000 { /* ESDHC1 */
|
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
|
reg = <0x70004000 0x4000>;
|
|
|
|
|
interrupts = <1>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
esdhc@70008000 { /* ESDHC2 */
|
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
|
reg = <0x70008000 0x4000>;
|
|
|
|
|
interrupts = <2>;
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-10-17 08:42:17 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart3: serial@7000c000 {
|
2011-10-17 08:42:17 +08:00
|
|
|
compatible = "fsl,imx51-uart", "fsl,imx21-uart";
|
|
|
|
|
reg = <0x7000c000 0x4000>;
|
|
|
|
|
interrupts = <33>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ecspi@70010000 { /* ECSPI1 */
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "fsl,imx51-ecspi";
|
|
|
|
|
reg = <0x70010000 0x4000>;
|
|
|
|
|
interrupts = <36>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-05-11 13:08:46 +08:00
|
|
|
ssi2: ssi@70014000 {
|
|
|
|
|
compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
|
|
|
|
|
reg = <0x70014000 0x4000>;
|
|
|
|
|
interrupts = <30>;
|
|
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
|
fsl,ssi-dma-events = <25 24 23 22>; /* TX0 RX0 TX1 RX1 */
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2011-10-17 08:42:17 +08:00
|
|
|
esdhc@70020000 { /* ESDHC3 */
|
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
|
reg = <0x70020000 0x4000>;
|
|
|
|
|
interrupts = <3>;
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-10-17 08:42:17 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
esdhc@70024000 { /* ESDHC4 */
|
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
|
reg = <0x70024000 0x4000>;
|
|
|
|
|
interrupts = <4>;
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-10-17 08:42:17 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-08-23 18:35:57 +08:00
|
|
|
usb@73f80000 {
|
|
|
|
|
compatible = "fsl,imx51-usb", "fsl,imx27-usb";
|
|
|
|
|
reg = <0x73f80000 0x0200>;
|
|
|
|
|
interrupts = <18>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb@73f80200 {
|
|
|
|
|
compatible = "fsl,imx51-usb", "fsl,imx27-usb";
|
|
|
|
|
reg = <0x73f80200 0x0200>;
|
|
|
|
|
interrupts = <14>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb@73f80400 {
|
|
|
|
|
compatible = "fsl,imx51-usb", "fsl,imx27-usb";
|
|
|
|
|
reg = <0x73f80400 0x0200>;
|
|
|
|
|
interrupts = <16>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb@73f80600 {
|
|
|
|
|
compatible = "fsl,imx51-usb", "fsl,imx27-usb";
|
|
|
|
|
reg = <0x73f80600 0x0200>;
|
|
|
|
|
interrupts = <17>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio1: gpio@73f84000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x73f84000 0x4000>;
|
|
|
|
|
interrupts = <50 51>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio2: gpio@73f88000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x73f88000 0x4000>;
|
|
|
|
|
interrupts = <52 53>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio3: gpio@73f8c000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x73f8c000 0x4000>;
|
|
|
|
|
interrupts = <54 55>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio4: gpio@73f90000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x73f90000 0x4000>;
|
|
|
|
|
interrupts = <56 57>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
wdog@73f98000 { /* WDOG1 */
|
|
|
|
|
compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
|
|
|
|
|
reg = <0x73f98000 0x4000>;
|
|
|
|
|
interrupts = <58>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
wdog@73f9c000 { /* WDOG2 */
|
|
|
|
|
compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
|
|
|
|
|
reg = <0x73f9c000 0x4000>;
|
|
|
|
|
interrupts = <59>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-08-13 19:45:19 +08:00
|
|
|
iomuxc@73fa8000 {
|
|
|
|
|
compatible = "fsl,imx51-iomuxc";
|
|
|
|
|
reg = <0x73fa8000 0x4000>;
|
|
|
|
|
|
|
|
|
|
audmux {
|
|
|
|
|
pinctrl_audmux_1: audmuxgrp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
384 0x80000000 /* MX51_PAD_AUD3_BB_TXD__AUD3_TXD */
|
|
|
|
|
386 0x80000000 /* MX51_PAD_AUD3_BB_RXD__AUD3_RXD */
|
|
|
|
|
389 0x80000000 /* MX51_PAD_AUD3_BB_CK__AUD3_TXC */
|
|
|
|
|
391 0x80000000 /* MX51_PAD_AUD3_BB_FS__AUD3_TXFS */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
fec {
|
|
|
|
|
pinctrl_fec_1: fecgrp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
128 0x80000000 /* MX51_PAD_EIM_EB2__FEC_MDIO */
|
|
|
|
|
134 0x80000000 /* MX51_PAD_EIM_EB3__FEC_RDATA1 */
|
|
|
|
|
146 0x80000000 /* MX51_PAD_EIM_CS2__FEC_RDATA2 */
|
|
|
|
|
152 0x80000000 /* MX51_PAD_EIM_CS3__FEC_RDATA3 */
|
|
|
|
|
158 0x80000000 /* MX51_PAD_EIM_CS4__FEC_RX_ER */
|
|
|
|
|
165 0x80000000 /* MX51_PAD_EIM_CS5__FEC_CRS */
|
|
|
|
|
206 0x80000000 /* MX51_PAD_NANDF_RB2__FEC_COL */
|
|
|
|
|
213 0x80000000 /* MX51_PAD_NANDF_RB3__FEC_RX_CLK */
|
|
|
|
|
293 0x80000000 /* MX51_PAD_NANDF_D9__FEC_RDATA0 */
|
|
|
|
|
298 0x80000000 /* MX51_PAD_NANDF_D8__FEC_TDATA0 */
|
|
|
|
|
225 0x80000000 /* MX51_PAD_NANDF_CS2__FEC_TX_ER */
|
|
|
|
|
231 0x80000000 /* MX51_PAD_NANDF_CS3__FEC_MDC */
|
|
|
|
|
237 0x80000000 /* MX51_PAD_NANDF_CS4__FEC_TDATA1 */
|
|
|
|
|
243 0x80000000 /* MX51_PAD_NANDF_CS5__FEC_TDATA2 */
|
|
|
|
|
250 0x80000000 /* MX51_PAD_NANDF_CS6__FEC_TDATA3 */
|
|
|
|
|
255 0x80000000 /* MX51_PAD_NANDF_CS7__FEC_TX_EN */
|
|
|
|
|
260 0x80000000 /* MX51_PAD_NANDF_RDY_INT__FEC_TX_CLK */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ecspi1 {
|
|
|
|
|
pinctrl_ecspi1_1: ecspi1grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
398 0x185 /* MX51_PAD_CSPI1_MISO__ECSPI1_MISO */
|
|
|
|
|
394 0x185 /* MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI */
|
|
|
|
|
409 0x185 /* MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
esdhc1 {
|
|
|
|
|
pinctrl_esdhc1_1: esdhc1grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
666 0x400020d5 /* MX51_PAD_SD1_CMD__SD1_CMD */
|
|
|
|
|
669 0x20d5 /* MX51_PAD_SD1_CLK__SD1_CLK */
|
|
|
|
|
672 0x20d5 /* MX51_PAD_SD1_DATA0__SD1_DATA0 */
|
|
|
|
|
678 0x20d5 /* MX51_PAD_SD1_DATA1__SD1_DATA1 */
|
|
|
|
|
684 0x20d5 /* MX51_PAD_SD1_DATA2__SD1_DATA2 */
|
|
|
|
|
691 0x20d5 /* MX51_PAD_SD1_DATA3__SD1_DATA3 */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
esdhc2 {
|
|
|
|
|
pinctrl_esdhc2_1: esdhc2grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
704 0x400020d5 /* MX51_PAD_SD2_CMD__SD2_CMD */
|
|
|
|
|
707 0x20d5 /* MX51_PAD_SD2_CLK__SD2_CLK */
|
|
|
|
|
710 0x20d5 /* MX51_PAD_SD2_DATA0__SD2_DATA0 */
|
|
|
|
|
712 0x20d5 /* MX51_PAD_SD2_DATA1__SD2_DATA1 */
|
|
|
|
|
715 0x20d5 /* MX51_PAD_SD2_DATA2__SD2_DATA2 */
|
|
|
|
|
719 0x20d5 /* MX51_PAD_SD2_DATA3__SD2_DATA3 */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c2 {
|
|
|
|
|
pinctrl_i2c2_1: i2c2grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
449 0x400001ed /* MX51_PAD_KEY_COL4__I2C2_SCL */
|
|
|
|
|
454 0x400001ed /* MX51_PAD_KEY_COL5__I2C2_SDA */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart1 {
|
|
|
|
|
pinctrl_uart1_1: uart1grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
413 0x1c5 /* MX51_PAD_UART1_RXD__UART1_RXD */
|
|
|
|
|
416 0x1c5 /* MX51_PAD_UART1_TXD__UART1_TXD */
|
|
|
|
|
418 0x1c5 /* MX51_PAD_UART1_RTS__UART1_RTS */
|
|
|
|
|
420 0x1c5 /* MX51_PAD_UART1_CTS__UART1_CTS */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart2 {
|
|
|
|
|
pinctrl_uart2_1: uart2grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
423 0x1c5 /* MX51_PAD_UART2_RXD__UART2_RXD */
|
|
|
|
|
426 0x1c5 /* MX51_PAD_UART2_TXD__UART2_TXD */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart3 {
|
|
|
|
|
pinctrl_uart3_1: uart3grp-1 {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
54 0x1c5 /* MX51_PAD_EIM_D25__UART3_RXD */
|
|
|
|
|
59 0x1c5 /* MX51_PAD_EIM_D26__UART3_TXD */
|
|
|
|
|
65 0x1c5 /* MX51_PAD_EIM_D27__UART3_RTS */
|
|
|
|
|
49 0x1c5 /* MX51_PAD_EIM_D24__UART3_CTS */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart1: serial@73fbc000 {
|
2011-10-17 08:42:17 +08:00
|
|
|
compatible = "fsl,imx51-uart", "fsl,imx21-uart";
|
|
|
|
|
reg = <0x73fbc000 0x4000>;
|
|
|
|
|
interrupts = <31>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart2: serial@73fc0000 {
|
2011-10-17 08:42:17 +08:00
|
|
|
compatible = "fsl,imx51-uart", "fsl,imx21-uart";
|
|
|
|
|
reg = <0x73fc0000 0x4000>;
|
|
|
|
|
interrupts = <32>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
aips@80000000 { /* AIPS2 */
|
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x80000000 0x10000000>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
ecspi@83fac000 { /* ECSPI2 */
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "fsl,imx51-ecspi";
|
|
|
|
|
reg = <0x83fac000 0x4000>;
|
|
|
|
|
interrupts = <37>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
sdma@83fb0000 {
|
|
|
|
|
compatible = "fsl,imx51-sdma", "fsl,imx35-sdma";
|
|
|
|
|
reg = <0x83fb0000 0x4000>;
|
|
|
|
|
interrupts = <6>;
|
2012-08-08 22:28:07 +08:00
|
|
|
fsl,sdma-ram-script-name = "imx/sdma/sdma-imx51.bin";
|
2011-10-17 08:42:17 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cspi@83fc0000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "fsl,imx51-cspi", "fsl,imx35-cspi";
|
|
|
|
|
reg = <0x83fc0000 0x4000>;
|
|
|
|
|
interrupts = <38>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c@83fc4000 { /* I2C2 */
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-09-14 15:19:00 +08:00
|
|
|
compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x83fc4000 0x4000>;
|
|
|
|
|
interrupts = <63>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c@83fc8000 { /* I2C1 */
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-09-14 15:19:00 +08:00
|
|
|
compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
|
2011-10-17 08:42:17 +08:00
|
|
|
reg = <0x83fc8000 0x4000>;
|
|
|
|
|
interrupts = <62>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-05-11 13:08:46 +08:00
|
|
|
ssi1: ssi@83fcc000 {
|
|
|
|
|
compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
|
|
|
|
|
reg = <0x83fcc000 0x4000>;
|
|
|
|
|
interrupts = <29>;
|
|
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
|
fsl,ssi-dma-events = <29 28 27 26>; /* TX0 RX0 TX1 RX1 */
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
audmux@83fd0000 {
|
|
|
|
|
compatible = "fsl,imx51-audmux", "fsl,imx31-audmux";
|
|
|
|
|
reg = <0x83fd0000 0x4000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-06-06 18:33:16 +08:00
|
|
|
nand@83fdb000 {
|
|
|
|
|
compatible = "fsl,imx51-nand";
|
|
|
|
|
reg = <0x83fdb000 0x1000 0xcfff0000 0x10000>;
|
|
|
|
|
interrupts = <8>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-05-11 13:08:46 +08:00
|
|
|
ssi3: ssi@83fe8000 {
|
|
|
|
|
compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
|
|
|
|
|
reg = <0x83fe8000 0x4000>;
|
|
|
|
|
interrupts = <96>;
|
|
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
|
fsl,ssi-dma-events = <47 46 37 35>; /* TX0 RX0 TX1 RX1 */
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
ethernet@83fec000 {
|
2011-10-17 08:42:17 +08:00
|
|
|
compatible = "fsl,imx51-fec", "fsl,imx27-fec";
|
|
|
|
|
reg = <0x83fec000 0x4000>;
|
|
|
|
|
interrupts = <87>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
