2013-09-04 11:45:57 +08:00
|
|
|
/*
|
|
|
|
* Device Tree Source for the r8a7791 SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
2014-02-20 07:27:04 +08:00
|
|
|
* Copyright (C) 2013-2014 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2014 Cogent Embedded Inc.
|
2013-09-04 11:45:57 +08:00
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
2013-12-11 22:05:16 +08:00
|
|
|
#include <dt-bindings/clock/r8a7791-clock.h>
|
2013-11-19 10:18:25 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
|
2013-09-04 11:45:57 +08:00
|
|
|
/ {
|
|
|
|
compatible = "renesas,r8a7791";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
2014-02-17 18:44:41 +08:00
|
|
|
aliases {
|
|
|
|
i2c0 = &i2c0;
|
|
|
|
i2c1 = &i2c1;
|
|
|
|
i2c2 = &i2c2;
|
|
|
|
i2c3 = &i2c3;
|
|
|
|
i2c4 = &i2c4;
|
|
|
|
i2c5 = &i2c5;
|
2014-03-10 19:26:58 +08:00
|
|
|
i2c6 = &i2c6;
|
|
|
|
i2c7 = &i2c7;
|
|
|
|
i2c8 = &i2c8;
|
2014-02-25 18:30:14 +08:00
|
|
|
spi0 = &qspi;
|
2014-02-25 18:30:16 +08:00
|
|
|
spi1 = &msiof0;
|
|
|
|
spi2 = &msiof1;
|
|
|
|
spi3 = &msiof2;
|
2014-08-02 08:04:21 +08:00
|
|
|
vin0 = &vin0;
|
|
|
|
vin1 = &vin1;
|
|
|
|
vin2 = &vin2;
|
2014-02-17 18:44:41 +08:00
|
|
|
};
|
|
|
|
|
2013-09-04 11:45:57 +08:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu0: cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <0>;
|
2014-03-06 11:15:36 +08:00
|
|
|
clock-frequency = <1500000000>;
|
2014-06-03 20:03:10 +08:00
|
|
|
voltage-tolerance = <1>; /* 1% */
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_Z>;
|
|
|
|
clock-latency = <300000>; /* 300 us */
|
|
|
|
|
|
|
|
/* kHz - uV - OPPs unknown yet */
|
|
|
|
operating-points = <1500000 1000000>,
|
|
|
|
<1312500 1000000>,
|
|
|
|
<1125000 1000000>,
|
|
|
|
< 937500 1000000>,
|
|
|
|
< 750000 1000000>,
|
|
|
|
< 375000 1000000>;
|
2013-09-04 11:45:57 +08:00
|
|
|
};
|
2013-10-01 16:13:07 +08:00
|
|
|
|
|
|
|
cpu1: cpu@1 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <1>;
|
2014-03-06 11:15:36 +08:00
|
|
|
clock-frequency = <1500000000>;
|
2013-10-01 16:13:07 +08:00
|
|
|
};
|
2013-09-04 11:45:57 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gic: interrupt-controller@f1001000 {
|
|
|
|
compatible = "arm,cortex-a15-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0 0xf1001000 0 0x1000>,
|
|
|
|
<0 0xf1002000 0 0x1000>,
|
|
|
|
<0 0xf1004000 0 0x2000>,
|
|
|
|
<0 0xf1006000 0 0x2000>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <1 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
2013-09-04 11:45:57 +08:00
|
|
|
};
|
2013-10-01 16:12:29 +08:00
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio0: gpio@e6050000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6050000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 4 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 0 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO0>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio1: gpio@e6051000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6051000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 32 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO1>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio2: gpio@e6052000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6052000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 64 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO2>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio3: gpio@e6053000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6053000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 96 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO3>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio4: gpio@e6054000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6054000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 128 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO4>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio5: gpio@e6055000 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6055000 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 160 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO5>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio6: gpio@e6055400 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6055400 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 192 32>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO6>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-21 13:22:00 +08:00
|
|
|
gpio7: gpio@e6055800 {
|
2013-10-08 11:39:30 +08:00
|
|
|
compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
|
2013-11-21 13:22:00 +08:00
|
|
|
reg = <0 0xe6055800 0 0x50>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 11:39:30 +08:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
gpio-ranges = <&pfc 0 224 26>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_GPIO7>;
|
2013-10-08 11:39:30 +08:00
|
|
|
};
|
|
|
|
|
2013-11-20 15:59:48 +08:00
|
|
|
thermal@e61f0000 {
|
|
|
|
compatible = "renesas,thermal-r8a7791", "renesas,rcar-thermal";
|
|
|
|
reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>;
|
|
|
|
interrupts = <0 69 IRQ_TYPE_LEVEL_HIGH>;
|
2014-01-08 02:57:13 +08:00
|
|
|
clocks = <&mstp5_clks R8A7791_CLK_THERMAL>;
|
2013-11-20 15:59:48 +08:00
|
|
|
};
|
|
|
|
|
2013-10-01 16:12:38 +08:00
|
|
|
timer {
|
|
|
|
compatible = "arm,armv7-timer";
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <1 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<1 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<1 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<1 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
2013-10-01 16:12:38 +08:00
|
|
|
};
|
|
|
|
|
2013-10-01 16:12:29 +08:00
|
|
|
irqc0: interrupt-controller@e61c0000 {
|
2013-11-20 12:18:05 +08:00
|
|
|
compatible = "renesas,irqc-r8a7791", "renesas,irqc";
|
2013-10-01 16:12:29 +08:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0 0xe61c0000 0 0x200>;
|
2013-11-19 10:18:25 +08:00
|
|
|
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 1 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 2 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 3 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 12 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 13 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 14 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 15 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 16 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 17 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-01 16:12:29 +08:00
|
|
|
};
|
2013-10-08 11:39:01 +08:00
|
|
|
|
2014-07-19 07:50:25 +08:00
|
|
|
dmac0: dma-controller@e6700000 {
|
|
|
|
compatible = "renesas,rcar-dmac";
|
|
|
|
reg = <0 0xe6700000 0 0x20000>;
|
|
|
|
interrupts = <0 197 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 200 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 201 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 202 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 203 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 204 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 205 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 206 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 207 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 208 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 209 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 210 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 211 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 212 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 213 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 214 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-names = "error",
|
|
|
|
"ch0", "ch1", "ch2", "ch3",
|
|
|
|
"ch4", "ch5", "ch6", "ch7",
|
|
|
|
"ch8", "ch9", "ch10", "ch11",
|
|
|
|
"ch12", "ch13", "ch14";
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SYS_DMAC0>;
|
|
|
|
clock-names = "fck";
|
|
|
|
#dma-cells = <1>;
|
|
|
|
dma-channels = <15>;
|
|
|
|
};
|
|
|
|
|
|
|
|
dmac1: dma-controller@e6720000 {
|
|
|
|
compatible = "renesas,rcar-dmac";
|
|
|
|
reg = <0 0xe6720000 0 0x20000>;
|
|
|
|
interrupts = <0 220 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 216 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 217 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 218 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 219 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 308 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 309 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 310 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 311 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 312 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 313 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 314 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 315 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 316 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 317 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0 318 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-names = "error",
|
|
|
|
"ch0", "ch1", "ch2", "ch3",
|
|
|
|
"ch4", "ch5", "ch6", "ch7",
|
|
|
|
"ch8", "ch9", "ch10", "ch11",
|
|
|
|
"ch12", "ch13", "ch14";
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SYS_DMAC1>;
|
|
|
|
clock-names = "fck";
|
|
|
|
#dma-cells = <1>;
|
|
|
|
dma-channels = <15>;
|
|
|
|
};
|
|
|
|
|
2014-03-10 19:26:58 +08:00
|
|
|
/* The memory map in the User's Manual maps the cores to bus numbers */
|
2014-02-17 18:44:41 +08:00
|
|
|
i2c0: i2c@e6508000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6508000 0 0x40>;
|
|
|
|
interrupts = <0 287 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c1: i2c@e6518000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6518000 0 0x40>;
|
|
|
|
interrupts = <0 288 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c2: i2c@e6530000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6530000 0 0x40>;
|
|
|
|
interrupts = <0 286 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c3: i2c@e6540000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6540000 0 0x40>;
|
|
|
|
interrupts = <0 290 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c4: i2c@e6520000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6520000 0 0x40>;
|
|
|
|
interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c5: i2c@e6528000 {
|
2014-03-10 19:26:58 +08:00
|
|
|
/* doesn't need pinmux */
|
2014-02-17 18:44:41 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,i2c-r8a7791";
|
|
|
|
reg = <0 0xe6528000 0 0x40>;
|
|
|
|
interrupts = <0 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_I2C5>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-03-10 19:26:58 +08:00
|
|
|
i2c6: i2c@e60b0000 {
|
|
|
|
/* doesn't need pinmux */
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
|
|
|
|
reg = <0 0xe60b0000 0 0x425>;
|
|
|
|
interrupts = <0 173 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_IICDVFS>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c7: i2c@e6500000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
|
|
|
|
reg = <0 0xe6500000 0 0x425>;
|
|
|
|
interrupts = <0 174 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_IIC0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c8: i2c@e6510000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
|
|
|
|
reg = <0 0xe6510000 0 0x425>;
|
|
|
|
interrupts = <0 175 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_IIC1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-10-08 11:39:01 +08:00
|
|
|
pfc: pfc@e6060000 {
|
|
|
|
compatible = "renesas,pfc-r8a7791";
|
|
|
|
reg = <0 0xe6060000 0 0x250>;
|
|
|
|
#gpio-range-cells = <3>;
|
|
|
|
};
|
2013-12-11 22:05:16 +08:00
|
|
|
|
2014-02-12 17:53:55 +08:00
|
|
|
sdhi0: sd@ee100000 {
|
|
|
|
compatible = "renesas,sdhi-r8a7791";
|
|
|
|
reg = <0 0xee100000 0 0x200>;
|
|
|
|
interrupts = <0 165 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_SDHI0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhi1: sd@ee140000 {
|
|
|
|
compatible = "renesas,sdhi-r8a7791";
|
|
|
|
reg = <0 0xee140000 0 0x100>;
|
|
|
|
interrupts = <0 167 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_SDHI1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhi2: sd@ee160000 {
|
|
|
|
compatible = "renesas,sdhi-r8a7791";
|
|
|
|
reg = <0 0xee160000 0 0x100>;
|
|
|
|
interrupts = <0 168 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_SDHI2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-12-11 21:14:22 +08:00
|
|
|
scifa0: serial@e6c40000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c40000 0 64>;
|
|
|
|
interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFA0>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifa1: serial@e6c50000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c50000 0 64>;
|
|
|
|
interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFA1>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifa2: serial@e6c60000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c60000 0 64>;
|
|
|
|
interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFA2>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifa3: serial@e6c70000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c70000 0 64>;
|
|
|
|
interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp11_clks R8A7791_CLK_SCIFA3>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifa4: serial@e6c78000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c78000 0 64>;
|
|
|
|
interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp11_clks R8A7791_CLK_SCIFA4>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifa5: serial@e6c80000 {
|
|
|
|
compatible = "renesas,scifa-r8a7791", "renesas,scifa";
|
|
|
|
reg = <0 0xe6c80000 0 64>;
|
|
|
|
interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp11_clks R8A7791_CLK_SCIFA5>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifb0: serial@e6c20000 {
|
|
|
|
compatible = "renesas,scifb-r8a7791", "renesas,scifb";
|
|
|
|
reg = <0 0xe6c20000 0 64>;
|
|
|
|
interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFB0>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifb1: serial@e6c30000 {
|
|
|
|
compatible = "renesas,scifb-r8a7791", "renesas,scifb";
|
|
|
|
reg = <0 0xe6c30000 0 64>;
|
|
|
|
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFB1>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scifb2: serial@e6ce0000 {
|
|
|
|
compatible = "renesas,scifb-r8a7791", "renesas,scifb";
|
|
|
|
reg = <0 0xe6ce0000 0 64>;
|
|
|
|
interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_SCIFB2>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif0: serial@e6e60000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6e60000 0 64>;
|
|
|
|
interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF0>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif1: serial@e6e68000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6e68000 0 64>;
|
|
|
|
interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF1>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif2: serial@e6e58000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6e58000 0 64>;
|
|
|
|
interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF2>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif3: serial@e6ea8000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6ea8000 0 64>;
|
|
|
|
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF3>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif4: serial@e6ee0000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6ee0000 0 64>;
|
|
|
|
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF4>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif5: serial@e6ee8000 {
|
|
|
|
compatible = "renesas,scif-r8a7791", "renesas,scif";
|
|
|
|
reg = <0 0xe6ee8000 0 64>;
|
|
|
|
interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_SCIF5>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
hscif0: serial@e62c0000 {
|
|
|
|
compatible = "renesas,hscif-r8a7791", "renesas,hscif";
|
|
|
|
reg = <0 0xe62c0000 0 96>;
|
|
|
|
interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_HSCIF0>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
hscif1: serial@e62c8000 {
|
|
|
|
compatible = "renesas,hscif-r8a7791", "renesas,hscif";
|
|
|
|
reg = <0 0xe62c8000 0 96>;
|
|
|
|
interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_HSCIF1>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
hscif2: serial@e62d0000 {
|
|
|
|
compatible = "renesas,hscif-r8a7791", "renesas,hscif";
|
|
|
|
reg = <0 0xe62d0000 0 96>;
|
|
|
|
interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_HSCIF2>;
|
|
|
|
clock-names = "sci_ick";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-02-20 07:27:04 +08:00
|
|
|
ether: ethernet@ee700000 {
|
|
|
|
compatible = "renesas,ether-r8a7791";
|
|
|
|
reg = <0 0xee700000 0 0x400>;
|
|
|
|
interrupts = <0 162 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_ETHER>;
|
|
|
|
phy-mode = "rmii";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-01-15 01:05:40 +08:00
|
|
|
sata0: sata@ee300000 {
|
|
|
|
compatible = "renesas,sata-r8a7791";
|
|
|
|
reg = <0 0xee300000 0 0x2000>;
|
|
|
|
interrupts = <0 105 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_SATA0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sata1: sata@ee500000 {
|
|
|
|
compatible = "renesas,sata-r8a7791";
|
|
|
|
reg = <0 0xee500000 0 0x2000>;
|
|
|
|
interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_SATA1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-08-02 08:04:21 +08:00
|
|
|
vin0: video@e6ef0000 {
|
|
|
|
compatible = "renesas,vin-r8a7791";
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_VIN0>;
|
|
|
|
reg = <0 0xe6ef0000 0 0x1000>;
|
|
|
|
interrupts = <0 188 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
vin1: video@e6ef1000 {
|
|
|
|
compatible = "renesas,vin-r8a7791";
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_VIN1>;
|
|
|
|
reg = <0 0xe6ef1000 0 0x1000>;
|
|
|
|
interrupts = <0 189 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
vin2: video@e6ef2000 {
|
|
|
|
compatible = "renesas,vin-r8a7791";
|
|
|
|
clocks = <&mstp8_clks R8A7791_CLK_VIN2>;
|
|
|
|
reg = <0 0xe6ef2000 0 0x1000>;
|
|
|
|
interrupts = <0 190 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-12-11 22:05:16 +08:00
|
|
|
clocks {
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
/* External root clock */
|
|
|
|
extal_clk: extal_clk {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
/* This value must be overriden by the board. */
|
|
|
|
clock-frequency = <0>;
|
|
|
|
clock-output-names = "extal";
|
|
|
|
};
|
|
|
|
|
2014-06-12 12:44:04 +08:00
|
|
|
/*
|
|
|
|
* The external audio clocks are configured as 0 Hz fixed frequency clocks by
|
|
|
|
* default. Boards that provide audio clocks should override them.
|
|
|
|
*/
|
|
|
|
audio_clk_a: audio_clk_a {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <0>;
|
|
|
|
clock-output-names = "audio_clk_a";
|
|
|
|
};
|
|
|
|
audio_clk_b: audio_clk_b {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <0>;
|
|
|
|
clock-output-names = "audio_clk_b";
|
|
|
|
};
|
|
|
|
audio_clk_c: audio_clk_c {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <0>;
|
|
|
|
clock-output-names = "audio_clk_c";
|
|
|
|
};
|
|
|
|
|
2014-06-13 17:37:19 +08:00
|
|
|
/* External PCIe clock - can be overridden by the board */
|
|
|
|
pcie_bus_clk: pcie_bus_clk {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <100000000>;
|
|
|
|
clock-output-names = "pcie_bus";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-12-11 22:05:16 +08:00
|
|
|
/* Special CPG clocks */
|
|
|
|
cpg_clocks: cpg_clocks@e6150000 {
|
|
|
|
compatible = "renesas,r8a7791-cpg-clocks",
|
|
|
|
"renesas,rcar-gen2-cpg-clocks";
|
|
|
|
reg = <0 0xe6150000 0 0x1000>;
|
|
|
|
clocks = <&extal_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "main", "pll0", "pll1", "pll3",
|
|
|
|
"lb", "qspi", "sdh", "sd0", "z";
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Variable factor clocks */
|
|
|
|
sd1_clk: sd2_clk@e6150078 {
|
|
|
|
compatible = "renesas,r8a7791-div6-clock", "renesas,cpg-div6-clock";
|
|
|
|
reg = <0 0xe6150078 0 4>;
|
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "sd1";
|
|
|
|
};
|
2014-07-22 13:04:29 +08:00
|
|
|
sd2_clk: sd3_clk@e615026c {
|
2013-12-11 22:05:16 +08:00
|
|
|
compatible = "renesas,r8a7791-div6-clock", "renesas,cpg-div6-clock";
|
2014-07-22 13:04:29 +08:00
|
|
|
reg = <0 0xe615026c 0 4>;
|
2013-12-11 22:05:16 +08:00
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "sd2";
|
|
|
|
};
|
|
|
|
mmc0_clk: mmc0_clk@e6150240 {
|
|
|
|
compatible = "renesas,r8a7791-div6-clock", "renesas,cpg-div6-clock";
|
|
|
|
reg = <0 0xe6150240 0 4>;
|
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "mmc0";
|
|
|
|
};
|
|
|
|
ssp_clk: ssp_clk@e6150248 {
|
|
|
|
compatible = "renesas,r8a7791-div6-clock", "renesas,cpg-div6-clock";
|
|
|
|
reg = <0 0xe6150248 0 4>;
|
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "ssp";
|
|
|
|
};
|
|
|
|
ssprs_clk: ssprs_clk@e615024c {
|
|
|
|
compatible = "renesas,r8a7791-div6-clock", "renesas,cpg-div6-clock";
|
|
|
|
reg = <0 0xe615024c 0 4>;
|
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "ssprs";
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Fixed factor clocks */
|
|
|
|
pll1_div2_clk: pll1_div2_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <2>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "pll1_div2";
|
|
|
|
};
|
|
|
|
zg_clk: zg_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <3>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "zg";
|
|
|
|
};
|
|
|
|
zx_clk: zx_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <3>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "zx";
|
|
|
|
};
|
|
|
|
zs_clk: zs_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <6>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "zs";
|
|
|
|
};
|
|
|
|
hp_clk: hp_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <12>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "hp";
|
|
|
|
};
|
|
|
|
i_clk: i_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <2>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "i";
|
|
|
|
};
|
|
|
|
b_clk: b_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <12>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "b";
|
|
|
|
};
|
|
|
|
p_clk: p_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <24>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "p";
|
|
|
|
};
|
|
|
|
cl_clk: cl_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <48>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "cl";
|
|
|
|
};
|
|
|
|
m2_clk: m2_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <8>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "m2";
|
|
|
|
};
|
|
|
|
imp_clk: imp_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <4>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "imp";
|
|
|
|
};
|
|
|
|
rclk_clk: rclk_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <(48 * 1024)>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "rclk";
|
|
|
|
};
|
|
|
|
oscclk_clk: oscclk_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL1>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <(12 * 1024)>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "oscclk";
|
|
|
|
};
|
|
|
|
zb3_clk: zb3_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL3>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <4>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "zb3";
|
|
|
|
};
|
|
|
|
zb3d2_clk: zb3d2_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL3>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <8>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "zb3d2";
|
|
|
|
};
|
|
|
|
ddr_clk: ddr_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&cpg_clocks R8A7791_CLK_PLL3>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <8>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "ddr";
|
|
|
|
};
|
|
|
|
mp_clk: mp_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&pll1_div2_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <15>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "mp";
|
|
|
|
};
|
|
|
|
cp_clk: cp_clk {
|
|
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&extal_clk>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-div = <2>;
|
|
|
|
clock-mult = <1>;
|
|
|
|
clock-output-names = "cp";
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Gate clocks */
|
2013-12-19 23:51:02 +08:00
|
|
|
mstp0_clks: mstp0_clks@e6150130 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
|
|
|
|
clocks = <&mp_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <R8A7791_CLK_MSIOF0>;
|
|
|
|
clock-output-names = "msiof0";
|
|
|
|
};
|
2013-12-11 22:05:16 +08:00
|
|
|
mstp1_clks: mstp1_clks@e6150134 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
|
|
|
|
clocks = <&p_clk>, <&p_clk>, <&p_clk>, <&rclk_clk>,
|
|
|
|
<&cp_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
|
|
|
R8A7791_CLK_TMU1 R8A7791_CLK_TMU3 R8A7791_CLK_TMU2
|
|
|
|
R8A7791_CLK_CMT0 R8A7791_CLK_TMU0 R8A7791_CLK_VSP1_DU1
|
2014-04-02 22:31:47 +08:00
|
|
|
R8A7791_CLK_VSP1_DU0 R8A7791_CLK_VSP1_S
|
2013-12-11 22:05:16 +08:00
|
|
|
>;
|
|
|
|
clock-output-names =
|
|
|
|
"tmu1", "tmu3", "tmu2", "cmt0", "tmu0", "vsp1-du1",
|
|
|
|
"vsp1-du0", "vsp1-sy";
|
|
|
|
};
|
|
|
|
mstp2_clks: mstp2_clks@e6150138 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
|
|
|
|
clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
|
2014-06-02 21:42:07 +08:00
|
|
|
<&mp_clk>, <&mp_clk>, <&mp_clk>,
|
|
|
|
<&zs_clk>, <&zs_clk>;
|
2013-12-11 22:05:16 +08:00
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
|
|
|
R8A7791_CLK_SCIFA2 R8A7791_CLK_SCIFA1 R8A7791_CLK_SCIFA0
|
2013-12-19 23:51:02 +08:00
|
|
|
R8A7791_CLK_MSIOF2 R8A7791_CLK_SCIFB0 R8A7791_CLK_SCIFB1
|
|
|
|
R8A7791_CLK_MSIOF1 R8A7791_CLK_SCIFB2
|
2014-06-02 21:42:07 +08:00
|
|
|
R8A7791_CLK_SYS_DMAC1 R8A7791_CLK_SYS_DMAC0
|
2013-12-11 22:05:16 +08:00
|
|
|
>;
|
|
|
|
clock-output-names =
|
2014-02-20 22:49:29 +08:00
|
|
|
"scifa2", "scifa1", "scifa0", "msiof2", "scifb0",
|
2014-06-02 21:42:07 +08:00
|
|
|
"scifb1", "msiof1", "scifb2",
|
|
|
|
"sys-dmac1", "sys-dmac0";
|
2013-12-11 22:05:16 +08:00
|
|
|
};
|
|
|
|
mstp3_clks: mstp3_clks@e615013c {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
|
2014-03-10 19:26:57 +08:00
|
|
|
clocks = <&cp_clk>, <&sd2_clk>, <&sd1_clk>, <&cpg_clocks R8A7791_CLK_SD0>,
|
2014-06-13 17:37:18 +08:00
|
|
|
<&mmc0_clk>, <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
|
2013-12-11 22:05:16 +08:00
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
2014-03-10 19:26:57 +08:00
|
|
|
R8A7791_CLK_TPU0 R8A7791_CLK_SDHI2 R8A7791_CLK_SDHI1 R8A7791_CLK_SDHI0
|
2014-06-13 17:37:18 +08:00
|
|
|
R8A7791_CLK_MMCIF0 R8A7791_CLK_IIC0 R8A7791_CLK_PCIEC R8A7791_CLK_IIC1
|
|
|
|
R8A7791_CLK_SSUSB R8A7791_CLK_CMT1
|
2013-12-11 22:05:16 +08:00
|
|
|
>;
|
|
|
|
clock-output-names =
|
2014-03-10 19:26:57 +08:00
|
|
|
"tpu0", "sdhi2", "sdhi1", "sdhi0",
|
2014-06-13 17:37:18 +08:00
|
|
|
"mmcif0", "i2c7", "pciec", "i2c8", "ssusb", "cmt1";
|
2013-12-11 22:05:16 +08:00
|
|
|
};
|
|
|
|
mstp5_clks: mstp5_clks@e6150144 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
|
|
|
|
clocks = <&extal_clk>, <&p_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <R8A7791_CLK_THERMAL R8A7791_CLK_PWM>;
|
|
|
|
clock-output-names = "thermal", "pwm";
|
|
|
|
};
|
|
|
|
mstp7_clks: mstp7_clks@e615014c {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
|
2014-04-07 14:04:21 +08:00
|
|
|
clocks = <&mp_clk>, <&mp_clk>, <&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>,
|
2013-12-11 22:05:16 +08:00
|
|
|
<&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
|
|
|
<&zx_clk>, <&zx_clk>, <&zx_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
2014-04-07 14:04:21 +08:00
|
|
|
R8A7791_CLK_EHCI R8A7791_CLK_HSUSB R8A7791_CLK_HSCIF2 R8A7791_CLK_SCIF5
|
2013-12-11 22:05:16 +08:00
|
|
|
R8A7791_CLK_SCIF4 R8A7791_CLK_HSCIF1 R8A7791_CLK_HSCIF0
|
|
|
|
R8A7791_CLK_SCIF3 R8A7791_CLK_SCIF2 R8A7791_CLK_SCIF1
|
|
|
|
R8A7791_CLK_SCIF0 R8A7791_CLK_DU1 R8A7791_CLK_DU0
|
|
|
|
R8A7791_CLK_LVDS0
|
|
|
|
>;
|
|
|
|
clock-output-names =
|
2014-04-07 14:04:21 +08:00
|
|
|
"ehci", "hsusb", "hscif2", "scif5", "scif4", "hscif1", "hscif0",
|
2013-12-11 22:05:16 +08:00
|
|
|
"scif3", "scif2", "scif1", "scif0", "du1", "du0", "lvds0";
|
|
|
|
};
|
|
|
|
mstp8_clks: mstp8_clks@e6150990 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
|
2014-01-07 16:22:56 +08:00
|
|
|
clocks = <&zg_clk>, <&zg_clk>, <&zg_clk>, <&p_clk>, <&zs_clk>,
|
|
|
|
<&zs_clk>;
|
2013-12-11 22:05:16 +08:00
|
|
|
#clock-cells = <1>;
|
2014-01-07 16:22:54 +08:00
|
|
|
renesas,clock-indices = <
|
|
|
|
R8A7791_CLK_VIN2 R8A7791_CLK_VIN1 R8A7791_CLK_VIN0
|
2014-01-07 16:22:56 +08:00
|
|
|
R8A7791_CLK_ETHER R8A7791_CLK_SATA1 R8A7791_CLK_SATA0
|
2014-01-07 16:22:54 +08:00
|
|
|
>;
|
2014-01-07 16:22:56 +08:00
|
|
|
clock-output-names =
|
|
|
|
"vin2", "vin1", "vin0", "ether", "sata1", "sata0";
|
2013-12-11 22:05:16 +08:00
|
|
|
};
|
|
|
|
mstp9_clks: mstp9_clks@e6150994 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
|
2014-04-23 16:25:28 +08:00
|
|
|
clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>, <&cp_clk>,
|
|
|
|
<&cp_clk>, <&cp_clk>, <&cp_clk>, <&cp_clk>,
|
|
|
|
<&p_clk>, <&p_clk>, <&cpg_clocks R8A7791_CLK_QSPI>, <&hp_clk>,
|
2014-04-01 19:02:18 +08:00
|
|
|
<&cp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>,
|
|
|
|
<&hp_clk>, <&hp_clk>;
|
2013-12-11 22:05:16 +08:00
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
2014-04-23 16:25:28 +08:00
|
|
|
R8A7791_CLK_GPIO7 R8A7791_CLK_GPIO6 R8A7791_CLK_GPIO5 R8A7791_CLK_GPIO4
|
|
|
|
R8A7791_CLK_GPIO3 R8A7791_CLK_GPIO2 R8A7791_CLK_GPIO1 R8A7791_CLK_GPIO0
|
2014-03-10 19:26:57 +08:00
|
|
|
R8A7791_CLK_RCAN1 R8A7791_CLK_RCAN0 R8A7791_CLK_QSPI_MOD R8A7791_CLK_I2C5
|
|
|
|
R8A7791_CLK_IICDVFS R8A7791_CLK_I2C4 R8A7791_CLK_I2C3 R8A7791_CLK_I2C2
|
|
|
|
R8A7791_CLK_I2C1 R8A7791_CLK_I2C0
|
2013-12-11 22:05:16 +08:00
|
|
|
>;
|
|
|
|
clock-output-names =
|
2014-04-23 16:25:28 +08:00
|
|
|
"gpio7", "gpio6", "gpio5", "gpio4", "gpio3", "gpio2", "gpio1", "gpio0",
|
|
|
|
"rcan1", "rcan0", "qspi_mod", "i2c5", "i2c6", "i2c4", "i2c3", "i2c2",
|
|
|
|
"i2c1", "i2c0";
|
2013-12-11 22:05:16 +08:00
|
|
|
};
|
2014-06-12 12:44:16 +08:00
|
|
|
mstp10_clks: mstp10_clks@e6150998 {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
|
|
|
|
clocks = <&p_clk>,
|
|
|
|
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
|
|
|
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
|
|
|
<&p_clk>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_ALL>, <&mstp10_clks R8A7791_CLK_SCU_ALL>;
|
|
|
|
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-indices = <
|
|
|
|
R8A7791_CLK_SSI_ALL
|
|
|
|
R8A7791_CLK_SSI9 R8A7791_CLK_SSI8 R8A7791_CLK_SSI7 R8A7791_CLK_SSI6 R8A7791_CLK_SSI5
|
|
|
|
R8A7791_CLK_SSI4 R8A7791_CLK_SSI3 R8A7791_CLK_SSI2 R8A7791_CLK_SSI1 R8A7791_CLK_SSI0
|
|
|
|
R8A7791_CLK_SCU_ALL
|
|
|
|
R8A7791_CLK_SCU_DVC1 R8A7791_CLK_SCU_DVC0
|
|
|
|
R8A7791_CLK_SCU_SRC9 R8A7791_CLK_SCU_SRC8 R8A7791_CLK_SCU_SRC7 R8A7791_CLK_SCU_SRC6 R8A7791_CLK_SCU_SRC5
|
|
|
|
R8A7791_CLK_SCU_SRC4 R8A7791_CLK_SCU_SRC3 R8A7791_CLK_SCU_SRC2 R8A7791_CLK_SCU_SRC1 R8A7791_CLK_SCU_SRC0
|
|
|
|
>;
|
|
|
|
clock-output-names =
|
|
|
|
"ssi-all",
|
|
|
|
"ssi9", "ssi8", "ssi7", "ssi6", "ssi5",
|
|
|
|
"ssi4", "ssi3", "ssi2", "ssi1", "ssi0",
|
|
|
|
"scu-all",
|
|
|
|
"scu-dvc1", "scu-dvc0",
|
|
|
|
"scu-src9", "scu-src8", "scu-src7", "scu-src6", "scu-src5",
|
|
|
|
"scu-src4", "scu-src3", "scu-src2", "scu-src1", "scu-src0";
|
|
|
|
};
|
2013-12-11 22:05:16 +08:00
|
|
|
mstp11_clks: mstp11_clks@e615099c {
|
|
|
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
|
|
|
reg = <0 0xe615099c 0 4>, <0 0xe61509ac 0 4>;
|
|
|
|
clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
renesas,clock-indices = <
|
|
|
|
R8A7791_CLK_SCIFA3 R8A7791_CLK_SCIFA4 R8A7791_CLK_SCIFA5
|
|
|
|
>;
|
|
|
|
clock-output-names = "scifa3", "scifa4", "scifa5";
|
|
|
|
};
|
|
|
|
};
|
2014-02-04 23:24:03 +08:00
|
|
|
|
2014-02-25 18:30:14 +08:00
|
|
|
qspi: spi@e6b10000 {
|
2014-02-04 23:24:03 +08:00
|
|
|
compatible = "renesas,qspi-r8a7791", "renesas,qspi";
|
|
|
|
reg = <0 0xe6b10000 0 0x2c>;
|
|
|
|
interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp9_clks R8A7791_CLK_QSPI_MOD>;
|
2014-08-06 20:59:06 +08:00
|
|
|
dmas = <&dmac0 0x17>, <&dmac0 0x18>;
|
|
|
|
dma-names = "tx", "rx";
|
2014-02-04 23:24:03 +08:00
|
|
|
num-cs = <1>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2014-02-25 18:30:16 +08:00
|
|
|
|
|
|
|
msiof0: spi@e6e20000 {
|
|
|
|
compatible = "renesas,msiof-r8a7791";
|
|
|
|
reg = <0 0xe6e20000 0 0x0064>;
|
|
|
|
interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp0_clks R8A7791_CLK_MSIOF0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
msiof1: spi@e6e10000 {
|
|
|
|
compatible = "renesas,msiof-r8a7791";
|
|
|
|
reg = <0 0xe6e10000 0 0x0064>;
|
|
|
|
interrupts = <0 157 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_MSIOF1>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
msiof2: spi@e6e00000 {
|
|
|
|
compatible = "renesas,msiof-r8a7791";
|
|
|
|
reg = <0 0xe6e00000 0 0x0064>;
|
|
|
|
interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp2_clks R8A7791_CLK_MSIOF2>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2014-06-13 17:37:20 +08:00
|
|
|
|
2014-06-25 02:10:05 +08:00
|
|
|
pci0: pci@ee090000 {
|
|
|
|
compatible = "renesas,pci-r8a7791";
|
|
|
|
device_type = "pci";
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_EHCI>;
|
|
|
|
reg = <0 0xee090000 0 0xc00>,
|
|
|
|
<0 0xee080000 0 0x1100>;
|
|
|
|
interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
bus-range = <0 0>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
|
|
|
|
interrupt-map-mask = <0xff00 0 0 0x7>;
|
|
|
|
interrupt-map = <0x0000 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0x0800 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0x1000 0 0 2 &gic 0 108 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pci1: pci@ee0d0000 {
|
|
|
|
compatible = "renesas,pci-r8a7791";
|
|
|
|
device_type = "pci";
|
|
|
|
clocks = <&mstp7_clks R8A7791_CLK_EHCI>;
|
|
|
|
reg = <0 0xee0d0000 0 0xc00>,
|
|
|
|
<0 0xee0c0000 0 0x1100>;
|
|
|
|
interrupts = <0 113 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
bus-range = <1 1>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
|
|
|
|
interrupt-map-mask = <0xff00 0 0 0x7>;
|
|
|
|
interrupt-map = <0x0000 0 0 1 &gic 0 113 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0x0800 0 0 1 &gic 0 113 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
0x1000 0 0 2 &gic 0 113 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
};
|
|
|
|
|
2014-06-13 17:37:20 +08:00
|
|
|
pciec: pcie@fe000000 {
|
|
|
|
compatible = "renesas,pcie-r8a7791";
|
|
|
|
reg = <0 0xfe000000 0 0x80000>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
bus-range = <0x00 0xff>;
|
|
|
|
device_type = "pci";
|
|
|
|
ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
|
|
|
|
0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
|
|
|
|
0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
|
|
|
|
0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
|
|
|
|
/* Map all possible DDR as inbound ranges */
|
|
|
|
dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000
|
|
|
|
0x43000000 2 0x00000000 2 0x00000000 1 0x00000000>;
|
|
|
|
interrupts = <0 116 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 117 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 118 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
|
|
interrupt-map = <0 0 0 0 &gic 0 116 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&mstp3_clks R8A7791_CLK_PCIEC>, <&pcie_bus_clk>;
|
|
|
|
clock-names = "pcie", "pcie_bus";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2014-06-12 12:44:26 +08:00
|
|
|
|
|
|
|
rcar_sound: rcar_sound@0xec500000 {
|
|
|
|
#sound-dai-cells = <1>;
|
|
|
|
compatible = "renesas,rcar_sound-r8a7791", "renesas,rcar_sound-gen2", "renesas,rcar_sound";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
reg = <0 0xec500000 0 0x1000>, /* SCU */
|
|
|
|
<0 0xec5a0000 0 0x100>, /* ADG */
|
|
|
|
<0 0xec540000 0 0x1000>, /* SSIU */
|
|
|
|
<0 0xec541000 0 0x1280>; /* SSI */
|
|
|
|
clocks = <&mstp10_clks R8A7791_CLK_SSI_ALL>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SSI9>, <&mstp10_clks R8A7791_CLK_SSI8>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SSI7>, <&mstp10_clks R8A7791_CLK_SSI6>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SSI5>, <&mstp10_clks R8A7791_CLK_SSI4>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SSI3>, <&mstp10_clks R8A7791_CLK_SSI2>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SSI1>, <&mstp10_clks R8A7791_CLK_SSI0>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_SRC9>, <&mstp10_clks R8A7791_CLK_SCU_SRC8>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_SRC7>, <&mstp10_clks R8A7791_CLK_SCU_SRC6>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_SRC5>, <&mstp10_clks R8A7791_CLK_SCU_SRC4>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_SRC3>, <&mstp10_clks R8A7791_CLK_SCU_SRC2>,
|
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_SRC1>, <&mstp10_clks R8A7791_CLK_SCU_SRC0>,
|
2014-06-26 08:52:33 +08:00
|
|
|
<&mstp10_clks R8A7791_CLK_SCU_DVC0>, <&mstp10_clks R8A7791_CLK_SCU_DVC1>,
|
2014-06-12 12:44:26 +08:00
|
|
|
<&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>, <&m2_clk>;
|
|
|
|
clock-names = "ssi-all",
|
|
|
|
"ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
|
|
|
|
"ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
|
|
|
|
"src.9", "src.8", "src.7", "src.6", "src.5",
|
|
|
|
"src.4", "src.3", "src.2", "src.1", "src.0",
|
2014-06-26 08:52:33 +08:00
|
|
|
"dvc.0", "dvc.1",
|
2014-06-12 12:44:26 +08:00
|
|
|
"clk_a", "clk_b", "clk_c", "clk_i";
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
|
2014-06-26 08:52:33 +08:00
|
|
|
rcar_sound,dvc {
|
|
|
|
dvc0: dvc@0 { };
|
|
|
|
dvc1: dvc@1 { };
|
|
|
|
};
|
|
|
|
|
2014-06-12 12:44:26 +08:00
|
|
|
rcar_sound,src {
|
|
|
|
src0: src@0 { };
|
|
|
|
src1: src@1 { };
|
|
|
|
src2: src@2 { };
|
|
|
|
src3: src@3 { };
|
|
|
|
src4: src@4 { };
|
|
|
|
src5: src@5 { };
|
|
|
|
src6: src@6 { };
|
|
|
|
src7: src@7 { };
|
|
|
|
src8: src@8 { };
|
|
|
|
src9: src@9 { };
|
|
|
|
};
|
|
|
|
|
|
|
|
rcar_sound,ssi {
|
|
|
|
ssi0: ssi@0 { interrupts = <0 370 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi1: ssi@1 { interrupts = <0 371 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi2: ssi@2 { interrupts = <0 372 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi3: ssi@3 { interrupts = <0 373 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi4: ssi@4 { interrupts = <0 374 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi5: ssi@5 { interrupts = <0 375 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi6: ssi@6 { interrupts = <0 376 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi7: ssi@7 { interrupts = <0 377 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi8: ssi@8 { interrupts = <0 378 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
ssi9: ssi@9 { interrupts = <0 379 IRQ_TYPE_LEVEL_HIGH>; };
|
|
|
|
};
|
|
|
|
};
|
2013-09-04 11:45:57 +08:00
|
|
|
};
|