2019-05-29 22:17:58 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2015-03-04 08:21:53 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2010-2011,2013-2015 The Linux Foundation. All rights reserved.
|
|
|
|
|
*/
|
|
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#ifndef __LPASS_LPAIF_REG_H__
|
|
|
|
|
#define __LPASS_LPAIF_REG_H__
|
2015-03-04 08:21:53 +08:00
|
|
|
|
|
|
|
|
/* LPAIF I2S */
|
|
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_I2SCTL_REG_ADDR(v, addr, port) \
|
|
|
|
|
(v->i2sctrl_reg_base + (addr) + v->i2sctrl_reg_stride * (port))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_I2SCTL_REG(v, port) LPAIF_I2SCTL_REG_ADDR(v, 0x0, (port))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_LOOPBACK_DISABLE 0
|
|
|
|
|
#define LPAIF_I2SCTL_LOOPBACK_ENABLE 1
|
|
|
|
|
|
|
|
|
|
#define LPAIF_I2SCTL_SPKEN_DISABLE 0
|
|
|
|
|
#define LPAIF_I2SCTL_SPKEN_ENABLE 1
|
2015-03-04 08:21:53 +08:00
|
|
|
|
ASoC: qcom: lpass-cpu: Make I2S SD lines configurable
The LPASS hardware allows configuring the MI2S SD lines to use
when playing/recording audio. However, at the moment the lpass-cpu
driver has SD0 hard-coded for mono/stereo (or additional fixed
SD lines for more channels).
For weird reasons there seems to be hardware that uses one of the
other SD lines for mono/stereo. For example, some Samsung devices
use an external Speaker amplifier connected to Quaternary MI2S.
For some reason, the SD line for audio playback was connected to
SD1 rather than SD0. (I have no idea why...)
At the moment, the lpass-cpu driver cannot be configured to work
for the Speaker on these devices.
The q6afe driver already allows configuring the MI2S SD lines
through the "qcom,sd-lines" device tree property, but this works
only when routing audio through the ADSP.
This commit adds a very similar configuration for the lpass-cpu driver.
It is now possible to add additional subnodes to the lpass device in
the device tree, to configure the SD lines for playback and/or capture.
E.g. for the Samsung devices mentioned above:
&lpass {
dai@3 {
reg = <MI2S_QUATERNARY>;
qcom,playback-sd-lines = <1>;
};
};
qcom,playback/capture-sd-lines takes a list of SD lines (0-3)
in the same format as the q6afe driver. (The difference here is that
q6afe has separate DAIs for playback/capture, while lpass-cpu has one
for both...)
For backwards compatibility with older device trees, the lpass-cpu driver
defaults to LPAIF_I2SCTL_MODE_8CH if the subnode for a DAI is missing.
This is equivalent to the previous behavior: Up to 8 channels can be
configured, and SD0/QUAT01 will be chosen when setting up a stream
with fewer channels.
This allows the speaker to work on Samsung MSM8916 devices
that use an external speaker amplifier.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net>
Cc: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Link: https://lore.kernel.org/r/20200425184657.121991-2-stephan@gerhold.net
Signed-off-by: Mark Brown <broonie@kernel.org>
2020-04-26 02:46:57 +08:00
|
|
|
#define LPAIF_I2SCTL_MODE_NONE 0
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD0 1
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD1 2
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD2 3
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD3 4
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_QUAD01 5
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_QUAD23 6
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_6CH 7
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_8CH 8
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_MODE_10CH 9
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_12CH 10
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_14CH 11
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_16CH 12
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD4 13
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD5 14
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD6 15
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_SD7 16
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_QUAD45 17
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_QUAD47 18
|
|
|
|
|
#define LPAIF_I2SCTL_MODE_8CH_2 19
|
ASoC: qcom: lpass-cpu: Make I2S SD lines configurable
The LPASS hardware allows configuring the MI2S SD lines to use
when playing/recording audio. However, at the moment the lpass-cpu
driver has SD0 hard-coded for mono/stereo (or additional fixed
SD lines for more channels).
For weird reasons there seems to be hardware that uses one of the
other SD lines for mono/stereo. For example, some Samsung devices
use an external Speaker amplifier connected to Quaternary MI2S.
For some reason, the SD line for audio playback was connected to
SD1 rather than SD0. (I have no idea why...)
At the moment, the lpass-cpu driver cannot be configured to work
for the Speaker on these devices.
The q6afe driver already allows configuring the MI2S SD lines
through the "qcom,sd-lines" device tree property, but this works
only when routing audio through the ADSP.
This commit adds a very similar configuration for the lpass-cpu driver.
It is now possible to add additional subnodes to the lpass device in
the device tree, to configure the SD lines for playback and/or capture.
E.g. for the Samsung devices mentioned above:
&lpass {
dai@3 {
reg = <MI2S_QUATERNARY>;
qcom,playback-sd-lines = <1>;
};
};
qcom,playback/capture-sd-lines takes a list of SD lines (0-3)
in the same format as the q6afe driver. (The difference here is that
q6afe has separate DAIs for playback/capture, while lpass-cpu has one
for both...)
For backwards compatibility with older device trees, the lpass-cpu driver
defaults to LPAIF_I2SCTL_MODE_8CH if the subnode for a DAI is missing.
This is equivalent to the previous behavior: Up to 8 channels can be
configured, and SD0/QUAT01 will be chosen when setting up a stream
with fewer channels.
This allows the speaker to work on Samsung MSM8916 devices
that use an external speaker amplifier.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net>
Cc: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Link: https://lore.kernel.org/r/20200425184657.121991-2-stephan@gerhold.net
Signed-off-by: Mark Brown <broonie@kernel.org>
2020-04-26 02:46:57 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_SPKMODE(mode) mode
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_SPKMONO_STEREO 0
|
|
|
|
|
#define LPAIF_I2SCTL_SPKMONO_MONO 1
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_MICEN_DISABLE 0
|
|
|
|
|
#define LPAIF_I2SCTL_MICEN_ENABLE 1
|
2016-02-11 20:18:06 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_MICMODE(mode) mode
|
2016-02-11 20:18:06 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_MICMONO_STEREO 0
|
|
|
|
|
#define LPAIF_I2SCTL_MICMONO_MONO 1
|
2016-02-11 20:18:06 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_WSSRC_INTERNAL 0
|
|
|
|
|
#define LPAIF_I2SCTL_WSSRC_EXTERNAL 1
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_I2SCTL_BITWIDTH_16 0
|
|
|
|
|
#define LPAIF_I2SCTL_BITWIDTH_24 1
|
|
|
|
|
#define LPAIF_I2SCTL_BITWIDTH_32 2
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2020-11-24 00:17:53 +08:00
|
|
|
#define LPAIF_I2SCTL_RESET_STATE 0x003C0004
|
|
|
|
|
#define LPAIF_DMACTL_RESET_STATE 0x00200000
|
|
|
|
|
|
|
|
|
|
|
2015-03-04 08:21:53 +08:00
|
|
|
/* LPAIF IRQ */
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_IRQ_REG_ADDR(v, addr, port) \
|
|
|
|
|
(v->irq_reg_base + (addr) + v->irq_reg_stride * (port))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_IRQ_PORT_HOST 0
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_IRQEN_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x0, (port))
|
|
|
|
|
#define LPAIF_IRQSTAT_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x4, (port))
|
|
|
|
|
#define LPAIF_IRQCLEAR_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0xC, (port))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2022-02-24 23:33:43 +08:00
|
|
|
/* LPAIF RXTX IRQ */
|
|
|
|
|
#define LPAIF_RXTX_IRQ_REG_ADDR(v, addr, port) \
|
|
|
|
|
(v->rxtx_irq_reg_base + (addr) + v->rxtx_irq_reg_stride * (port))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_RXTX_IRQEN_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0x0, port)
|
|
|
|
|
#define LPAIF_RXTX_IRQSTAT_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0x4, port)
|
|
|
|
|
#define LPAIF_RXTX_IRQCLEAR_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0xC, port)
|
|
|
|
|
|
|
|
|
|
/* LPAIF VA IRQ */
|
|
|
|
|
#define LPAIF_VA_IRQ_REG_ADDR(v, addr, port) \
|
|
|
|
|
(v->va_irq_reg_base + (addr) + v->va_irq_reg_stride * (port))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_VA_IRQEN_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0x0, port)
|
|
|
|
|
#define LPAIF_VA_IRQSTAT_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0x4, port)
|
|
|
|
|
#define LPAIF_VA_IRQCLEAR_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0xC, port)
|
2020-10-08 13:17:01 +08:00
|
|
|
|
|
|
|
|
#define LPASS_HDMITX_APP_IRQ_REG_ADDR(v, addr) \
|
|
|
|
|
((v->hdmi_irq_reg_base) + (addr))
|
|
|
|
|
|
|
|
|
|
#define LPASS_HDMITX_APP_IRQEN_REG(v) LPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0x4)
|
|
|
|
|
#define LPASS_HDMITX_APP_IRQSTAT_REG(v) LPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0x8)
|
|
|
|
|
#define LPASS_HDMITX_APP_IRQCLEAR_REG(v) LPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0xC)
|
|
|
|
|
|
2015-03-04 08:21:53 +08:00
|
|
|
#define LPAIF_IRQ_BITSTRIDE 3
|
2015-05-16 20:32:17 +08:00
|
|
|
|
2015-03-04 08:21:53 +08:00
|
|
|
#define LPAIF_IRQ_PER(chan) (1 << (LPAIF_IRQ_BITSTRIDE * (chan)))
|
|
|
|
|
#define LPAIF_IRQ_XRUN(chan) (2 << (LPAIF_IRQ_BITSTRIDE * (chan)))
|
|
|
|
|
#define LPAIF_IRQ_ERR(chan) (4 << (LPAIF_IRQ_BITSTRIDE * (chan)))
|
2015-05-16 20:32:17 +08:00
|
|
|
|
2015-03-04 08:21:53 +08:00
|
|
|
#define LPAIF_IRQ_ALL(chan) (7 << (LPAIF_IRQ_BITSTRIDE * (chan)))
|
2020-10-08 13:17:01 +08:00
|
|
|
#define LPAIF_IRQ_HDMI_REQ_ON_PRELOAD(chan) (1 << (14 + chan))
|
|
|
|
|
#define LPAIF_IRQ_HDMI_SDEEP_AUD_DIS(chan) (1 << (24 + chan))
|
|
|
|
|
#define LPAIF_IRQ_HDMI_METADONE BIT(23)
|
2015-03-04 08:21:53 +08:00
|
|
|
|
|
|
|
|
/* LPAIF DMA */
|
2020-10-08 13:17:01 +08:00
|
|
|
#define LPAIF_HDMI_RDMA_REG_ADDR(v, addr, chan) \
|
|
|
|
|
(v->hdmi_rdma_reg_base + (addr) + v->hdmi_rdma_reg_stride * (chan))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_HDMI_RDMACTL_AUDINTF(id) (id << LPAIF_RDMACTL_AUDINTF_SHIFT)
|
|
|
|
|
|
|
|
|
|
#define LPAIF_HDMI_RDMACTL_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x00, (chan))
|
|
|
|
|
#define LPAIF_HDMI_RDMABASE_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x04, (chan))
|
|
|
|
|
#define LPAIF_HDMI_RDMABUFF_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x08, (chan))
|
|
|
|
|
#define LPAIF_HDMI_RDMACURR_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x0C, (chan))
|
|
|
|
|
#define LPAIF_HDMI_RDMAPER_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x10, (chan))
|
|
|
|
|
#define LPAIF_HDMI_RDMAPERCNT_REG(v, chan) LPAIF_HDMI_RDMA_REG_ADDR(v, 0x14, (chan))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_RDMA_REG_ADDR(v, addr, chan) \
|
|
|
|
|
(v->rdma_reg_base + (addr) + v->rdma_reg_stride * (chan))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_RDMACTL_AUDINTF(id) (id << LPAIF_RDMACTL_AUDINTF_SHIFT)
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#define LPAIF_RDMACTL_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x00, (chan))
|
|
|
|
|
#define LPAIF_RDMABASE_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x04, (chan))
|
|
|
|
|
#define LPAIF_RDMABUFF_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x08, (chan))
|
|
|
|
|
#define LPAIF_RDMACURR_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x0C, (chan))
|
|
|
|
|
#define LPAIF_RDMAPER_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x10, (chan))
|
|
|
|
|
#define LPAIF_RDMAPERCNT_REG(v, chan) LPAIF_RDMA_REG_ADDR(v, 0x14, (chan))
|
2015-03-04 08:21:53 +08:00
|
|
|
|
2016-02-11 20:18:14 +08:00
|
|
|
#define LPAIF_WRDMA_REG_ADDR(v, addr, chan) \
|
|
|
|
|
(v->wrdma_reg_base + (addr) + \
|
|
|
|
|
v->wrdma_reg_stride * (chan - v->wrdma_channel_start))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_WRDMACTL_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x00, (chan))
|
|
|
|
|
#define LPAIF_WRDMABASE_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x04, (chan))
|
|
|
|
|
#define LPAIF_WRDMABUFF_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x08, (chan))
|
|
|
|
|
#define LPAIF_WRDMACURR_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x0C, (chan))
|
|
|
|
|
#define LPAIF_WRDMAPER_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x10, (chan))
|
|
|
|
|
#define LPAIF_WRDMAPERCNT_REG(v, chan) LPAIF_WRDMA_REG_ADDR(v, 0x14, (chan))
|
|
|
|
|
|
2020-10-08 13:17:01 +08:00
|
|
|
#define LPAIF_INTFDMA_REG(v, chan, reg, dai_id) \
|
2021-01-25 18:44:42 +08:00
|
|
|
((dai_id == LPASS_DP_RX) ? \
|
2020-10-08 13:17:01 +08:00
|
|
|
LPAIF_HDMI_RDMA##reg##_REG(v, chan) : \
|
|
|
|
|
LPAIF_RDMA##reg##_REG(v, chan))
|
|
|
|
|
|
|
|
|
|
#define __LPAIF_DMA_REG(v, chan, dir, reg, dai_id) \
|
|
|
|
|
((dir == SNDRV_PCM_STREAM_PLAYBACK) ? \
|
|
|
|
|
(LPAIF_INTFDMA_REG(v, chan, reg, dai_id)) : \
|
|
|
|
|
LPAIF_WRDMA##reg##_REG(v, chan))
|
|
|
|
|
|
2022-02-24 23:33:43 +08:00
|
|
|
#define LPAIF_DMACTL_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, CTL, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, CTL, dai_id))
|
|
|
|
|
#define LPAIF_DMABASE_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, BASE, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, BASE, dai_id))
|
|
|
|
|
#define LPAIF_DMABUFF_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, BUFF, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, BUFF, dai_id))
|
|
|
|
|
#define LPAIF_DMACURR_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, CURR, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, CURR, dai_id))
|
|
|
|
|
#define LPAIF_DMAPER_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, PER, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, PER, dai_id))
|
|
|
|
|
#define LPAIF_DMAPERCNT_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
__LPAIF_CDC_DMA_REG(v, chan, dir, PERCNT, dai_id) : \
|
|
|
|
|
__LPAIF_DMA_REG(v, chan, dir, PERCNT, dai_id))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_RDMA_REG_ADDR(v, addr, chan, dai_id) \
|
|
|
|
|
(is_rxtx_cdc_dma_port(dai_id) ? \
|
|
|
|
|
(v->rxtx_rdma_reg_base + (addr) + v->rxtx_rdma_reg_stride * (chan)) : \
|
|
|
|
|
(v->va_rdma_reg_base + (addr) + v->va_rdma_reg_stride * (chan)))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMACTL_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x00, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMABASE_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x04, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMABUFF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x08, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMACURR_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x0C, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMAPER_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x10, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_RDMA_INTF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x50, (chan), dai_id)
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_VA_RDMACTL_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x00, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_RDMABASE_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x04, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_RDMABUFF_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x08, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_RDMACURR_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x0C, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_RDMAPER_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x10, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_RDMA_INTF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_RDMA_REG_ADDR(v, 0x50, (chan), dai_id)
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_WRDMA_REG_ADDR(v, addr, chan, dai_id) \
|
|
|
|
|
(is_rxtx_cdc_dma_port(dai_id) ? \
|
|
|
|
|
(v->rxtx_wrdma_reg_base + (addr) + \
|
|
|
|
|
v->rxtx_wrdma_reg_stride * (chan - v->rxtx_wrdma_channel_start)) : \
|
|
|
|
|
(v->va_wrdma_reg_base + (addr) + \
|
|
|
|
|
v->va_wrdma_reg_stride * (chan - v->va_wrdma_channel_start)))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMACTL_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x00, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMABASE_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x04, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMABUFF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x08, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMACURR_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x0C, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMAPER_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x10, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_RXTX_WRDMA_INTF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x50, (chan), dai_id)
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMACTL_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x00, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMABASE_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x04, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMABUFF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x08, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMACURR_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x0C, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMAPER_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x10, (chan), dai_id)
|
|
|
|
|
#define LPAIF_CDC_VA_WRDMA_INTF_REG(v, chan, dai_id) \
|
|
|
|
|
LPAIF_CDC_WRDMA_REG_ADDR(v, 0x50, (chan), dai_id)
|
|
|
|
|
|
|
|
|
|
#define __LPAIF_CDC_RDDMA_REG(v, chan, dir, reg, dai_id) \
|
|
|
|
|
(is_rxtx_cdc_dma_port(dai_id) ? LPAIF_CDC_RXTX_RDMA##reg##_REG(v, chan, dai_id) : \
|
|
|
|
|
LPAIF_CDC_VA_RDMA##reg##_REG(v, chan, dai_id))
|
|
|
|
|
|
|
|
|
|
#define __LPAIF_CDC_WRDMA_REG(v, chan, dir, reg, dai_id) \
|
|
|
|
|
(is_rxtx_cdc_dma_port(dai_id) ? LPAIF_CDC_RXTX_WRDMA##reg##_REG(v, chan, dai_id) : \
|
|
|
|
|
LPAIF_CDC_VA_WRDMA##reg##_REG(v, chan, dai_id))
|
|
|
|
|
|
|
|
|
|
#define __LPAIF_CDC_DMA_REG(v, chan, dir, reg, dai_id) \
|
|
|
|
|
((dir == SNDRV_PCM_STREAM_PLAYBACK) ? \
|
|
|
|
|
__LPAIF_CDC_RDDMA_REG(v, chan, dir, reg, dai_id) : \
|
|
|
|
|
__LPAIF_CDC_WRDMA_REG(v, chan, dir, reg, dai_id))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_CDC_INTF_REG(v, chan, dir, dai_id) \
|
|
|
|
|
((dir == SNDRV_PCM_STREAM_PLAYBACK) ? \
|
|
|
|
|
LPAIF_CDC_RDMA_INTF_REG(v, chan, dai_id) : \
|
|
|
|
|
LPAIF_CDC_WRDMA_INTF_REG(v, chan, dai_id))
|
|
|
|
|
|
|
|
|
|
#define LPAIF_INTF_REG(v, chan, dir, dai_id) \
|
|
|
|
|
(is_cdc_dma_port(dai_id) ? \
|
|
|
|
|
LPAIF_CDC_INTF_REG(v, chan, dir, dai_id) : \
|
|
|
|
|
LPAIF_DMACTL_REG(v, chan, dir, dai_id))
|
2016-02-11 20:18:20 +08:00
|
|
|
|
2020-08-14 18:53:01 +08:00
|
|
|
#define LPAIF_DMACTL_BURSTEN_SINGLE 0
|
|
|
|
|
#define LPAIF_DMACTL_BURSTEN_INCR4 1
|
|
|
|
|
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_ONE 0
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_TWO 1
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_THREE 2
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_FOUR 3
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_SIX 5
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_EIGHT 7
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_TEN 9
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_TWELVE 11
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_FOURTEEN 13
|
|
|
|
|
#define LPAIF_DMACTL_WPSCNT_SIXTEEN 15
|
|
|
|
|
|
|
|
|
|
#define LPAIF_DMACTL_AUDINTF(id) id
|
|
|
|
|
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_1 0
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_2 1
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_3 2
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_4 3
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_5 4
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_6 5
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_7 6
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_8 7
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_9 8
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_10 9
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_11 10
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_12 11
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_13 12
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_14 13
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_15 14
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_16 15
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_17 16
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_18 17
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_19 18
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_20 19
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_21 20
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_22 21
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_23 22
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_24 23
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_25 24
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_26 25
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_27 26
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_28 27
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_29 28
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_30 29
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_31 30
|
|
|
|
|
#define LPAIF_DMACTL_FIFOWM_32 31
|
|
|
|
|
|
|
|
|
|
#define LPAIF_DMACTL_ENABLE_OFF 0
|
|
|
|
|
#define LPAIF_DMACTL_ENABLE_ON 1
|
|
|
|
|
|
|
|
|
|
#define LPAIF_DMACTL_DYNCLK_OFF 0
|
|
|
|
|
#define LPAIF_DMACTL_DYNCLK_ON 1
|
|
|
|
|
|
2015-05-16 20:32:17 +08:00
|
|
|
#endif /* __LPASS_LPAIF_REG_H__ */
|
