mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-20 02:34:23 +08:00
21 lines
445 B
Plaintext
21 lines
445 B
Plaintext
|
menu "TI VLYNQ"
|
||
|
|
||
|
config VLYNQ
|
||
|
bool "TI VLYNQ bus support"
|
||
|
depends on AR7 && EXPERIMENTAL
|
||
|
help
|
||
|
Support for Texas Instruments(R) VLYNQ bus.
|
||
|
The VLYNQ bus is a high-speed, serial and packetized
|
||
|
data bus which allows external peripherals of a SoC
|
||
|
to appear into the system's main memory.
|
||
|
|
||
|
If unsure, say N
|
||
|
|
||
|
config VLYNQ_DEBUG
|
||
|
bool "VLYNQ bus debug"
|
||
|
depends on VLYNQ && KERNEL_DEBUG
|
||
|
help
|
||
|
Turn on VLYNQ bus debugging.
|
||
|
|
||
|
endmenu
|