2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2012-04-27 20:24:05 +08:00
|
|
|
#
|
|
|
|
|
# Memory devices
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
menuconfig MEMORY
|
|
|
|
|
bool "Memory Controller drivers"
|
2020-07-24 15:40:37 +08:00
|
|
|
help
|
|
|
|
|
This option allows to enable specific memory controller drivers,
|
|
|
|
|
useful mostly on embedded systems. These could be controllers
|
|
|
|
|
for DRAM (SDR, DDR), ROM, SRAM and others. The drivers features
|
|
|
|
|
vary from memory tuning and frequency scaling to enabling
|
|
|
|
|
access to attached peripherals through memory bus.
|
2012-04-27 20:24:05 +08:00
|
|
|
|
|
|
|
|
if MEMORY
|
|
|
|
|
|
2019-06-03 16:12:32 +08:00
|
|
|
config DDR
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Data from JEDEC specs for DDR SDRAM memories,
|
|
|
|
|
particularly the AC timing parameters and addressing
|
|
|
|
|
information. This data is useful for drivers handling
|
|
|
|
|
DDR SDRAM controllers.
|
|
|
|
|
|
2015-07-14 05:20:11 +08:00
|
|
|
config ARM_PL172_MPMC
|
|
|
|
|
tristate "ARM PL172 MPMC driver"
|
|
|
|
|
depends on ARM_AMBA && OF
|
|
|
|
|
help
|
|
|
|
|
This selects the ARM PrimeCell PL172 MultiPort Memory Controller.
|
|
|
|
|
If you have an embedded system with an AMBA bus and a PL172
|
|
|
|
|
controller, say Y or M here.
|
|
|
|
|
|
2014-07-09 00:21:12 +08:00
|
|
|
config ATMEL_SDRAMC
|
|
|
|
|
bool "Atmel (Multi-port DDR-)SDRAM Controller"
|
2020-07-24 15:40:15 +08:00
|
|
|
default y if ARCH_AT91
|
|
|
|
|
depends on ARCH_AT91 || COMPILE_TEST
|
|
|
|
|
depends on OF
|
2014-07-09 00:21:12 +08:00
|
|
|
help
|
|
|
|
|
This driver is for Atmel SDRAM Controller or Atmel Multi-port
|
|
|
|
|
DDR-SDRAM Controller available on Atmel AT91SAM9 and SAMA5 SoCs.
|
|
|
|
|
Starting with the at91sam9g45, this controller supports SDR, DDR and
|
|
|
|
|
LP-DDR memories.
|
|
|
|
|
|
2016-05-23 15:44:54 +08:00
|
|
|
config ATMEL_EBI
|
|
|
|
|
bool "Atmel EBI driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
default y if ARCH_AT91
|
|
|
|
|
depends on ARCH_AT91 || COMPILE_TEST
|
|
|
|
|
depends on OF
|
2016-05-23 15:44:54 +08:00
|
|
|
select MFD_SYSCON
|
2017-03-16 16:30:29 +08:00
|
|
|
select MFD_ATMEL_SMC
|
2016-05-23 15:44:54 +08:00
|
|
|
help
|
|
|
|
|
Driver for Atmel EBI controller.
|
|
|
|
|
Used to configure the EBI (external bus interface) when the device-
|
|
|
|
|
tree is used. This bus supports NANDs, external ethernet controller,
|
|
|
|
|
SRAMs, ATA devices, etc.
|
|
|
|
|
|
2020-07-25 01:40:16 +08:00
|
|
|
config BRCMSTB_DPFE
|
2021-09-24 11:14:59 +08:00
|
|
|
tristate "Broadcom STB DPFE driver"
|
|
|
|
|
default ARCH_BRCMSTB
|
2020-07-25 01:40:16 +08:00
|
|
|
depends on ARCH_BRCMSTB || COMPILE_TEST
|
|
|
|
|
help
|
|
|
|
|
This driver provides access to the DPFE interface of Broadcom
|
|
|
|
|
STB SoCs. The firmware running on the DCPU inside the DDR PHY can
|
|
|
|
|
provide current information about the system's RAM, for instance
|
|
|
|
|
the DRAM refresh rate. This can be used as an indirect indicator
|
|
|
|
|
for the DRAM's temperature. Slower refresh rate means cooler RAM,
|
|
|
|
|
higher refresh rate means hotter RAM.
|
|
|
|
|
|
2022-08-13 06:25:33 +08:00
|
|
|
config BRCMSTB_MEMC
|
|
|
|
|
tristate "Broadcom STB MEMC driver"
|
|
|
|
|
default ARCH_BRCMSTB
|
|
|
|
|
depends on ARCH_BRCMSTB || COMPILE_TEST
|
|
|
|
|
help
|
|
|
|
|
This driver provides a way to configure the Broadcom STB memory
|
|
|
|
|
controller and specifically control the Self Refresh Power Down
|
|
|
|
|
(SRPD) inactivity timeout.
|
|
|
|
|
|
2020-05-26 20:59:28 +08:00
|
|
|
config BT1_L2_CTL
|
|
|
|
|
bool "Baikal-T1 CM2 L2-RAM Cache Control Block"
|
|
|
|
|
depends on MIPS_BAIKAL_T1 || COMPILE_TEST
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
help
|
|
|
|
|
Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU
|
|
|
|
|
resides Coherency Manager v2 with embedded 1MB L2-cache. It's
|
|
|
|
|
possible to tune the L2 cache performance up by setting the data,
|
|
|
|
|
tags and way-select latencies of RAM access. This driver provides a
|
|
|
|
|
dt properties-based and sysfs interface for it.
|
|
|
|
|
|
2014-02-25 01:26:11 +08:00
|
|
|
config TI_AEMIF
|
|
|
|
|
tristate "Texas Instruments AEMIF driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on ARCH_DAVINCI || ARCH_KEYSTONE || COMPILE_TEST
|
|
|
|
|
depends on OF
|
2014-02-25 01:26:11 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the AEMIF module available in Texas Instruments
|
|
|
|
|
SoCs. AEMIF stands for Asynchronous External Memory Interface and
|
|
|
|
|
is intended to provide a glue-less interface to a variety of
|
|
|
|
|
asynchronuous memory devices like ASRAM, NOR and NAND memory. A total
|
|
|
|
|
of 256M bytes of any of these memories can be accessed at a given
|
|
|
|
|
time via four chip selects with 64M byte access per chip select.
|
|
|
|
|
|
2012-04-27 20:24:05 +08:00
|
|
|
config TI_EMIF
|
|
|
|
|
tristate "Texas Instruments EMIF driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on ARCH_OMAP2PLUS || COMPILE_TEST
|
2012-04-27 20:24:05 +08:00
|
|
|
select DDR
|
|
|
|
|
help
|
|
|
|
|
This driver is for the EMIF module available in Texas Instruments
|
|
|
|
|
SoCs. EMIF is an SDRAM controller that, based on its revision,
|
|
|
|
|
supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
|
|
|
|
|
This driver takes care of only LPDDR2 memories presently. The
|
|
|
|
|
functions of the driver includes re-configuring AC timing
|
|
|
|
|
parameters and other settings during frequency, voltage and
|
|
|
|
|
temperature changes
|
|
|
|
|
|
2014-11-21 01:13:42 +08:00
|
|
|
config OMAP_GPMC
|
2022-04-26 16:26:11 +08:00
|
|
|
tristate "Texas Instruments OMAP SoC GPMC driver"
|
2020-09-11 22:32:51 +08:00
|
|
|
depends on OF_ADDRESS
|
2022-05-10 17:29:13 +08:00
|
|
|
depends on ARCH_OMAP2PLUS || ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
|
2016-03-07 18:18:43 +08:00
|
|
|
select GPIOLIB
|
2014-11-21 01:13:42 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the General Purpose Memory Controller (GPMC)
|
|
|
|
|
present on Texas Instruments SoCs (e.g. OMAP2+). GPMC allows
|
|
|
|
|
interfacing to a variety of asynchronous as well as synchronous
|
|
|
|
|
memory drives like NOR, NAND, OneNAND, SRAM.
|
|
|
|
|
|
2015-06-02 09:22:10 +08:00
|
|
|
config OMAP_GPMC_DEBUG
|
2015-10-13 07:19:54 +08:00
|
|
|
bool "Enable GPMC debug output and skip reset of GPMC during init"
|
2015-06-02 09:22:10 +08:00
|
|
|
depends on OMAP_GPMC
|
|
|
|
|
help
|
|
|
|
|
Enables verbose debugging mostly to decode the bootloader provided
|
2015-10-13 07:19:54 +08:00
|
|
|
timings. To preserve the bootloader provided timings, the reset
|
|
|
|
|
of GPMC is skipped during init. Enable this during development to
|
|
|
|
|
configure devices connected to the GPMC bus.
|
|
|
|
|
|
|
|
|
|
NOTE: In addition to matching the register setup with the bootloader
|
|
|
|
|
you also need to match the GPMC FCLK frequency used by the
|
|
|
|
|
bootloader or else the GPMC timings won't be identical with the
|
|
|
|
|
bootloader timings.
|
2015-06-02 09:22:10 +08:00
|
|
|
|
memory: ti-emif-sram: introduce relocatable suspend/resume handlers
Certain SoCs like Texas Instruments AM335x and AM437x require parts
of the EMIF PM code to run late in the suspend sequence from SRAM,
such as saving and restoring the EMIF context and placing the memory
into self-refresh.
One requirement for these SoCs to suspend and enter its lowest power
mode, called DeepSleep0, is that the PER power domain must be shut off.
Because the EMIF (DDR Controller) resides within this power domain, it
will lose context during a suspend operation, so we must save it so we
can restore once we resume. However, we cannot execute this code from
external memory, as it is not available at this point, so the code must
be executed late in the suspend path from SRAM.
This patch introduces a ti-emif-sram driver that includes several
functions written in ARM ASM that are relocatable so the PM SRAM
code can use them. It also allocates a region of writable SRAM to
be used by the code running in the executable region of SRAM to save
and restore the EMIF context. It can export a table containing the
absolute addresses of the available PM functions so that other SRAM
code can branch to them. This code is required for suspend/resume on
AM335x and AM437x to work.
In addition to this, to be able to share data structures between C and
the ti-emif-sram-pm assembly code, we can automatically generate all of
the C struct member offsets and sizes as macros by processing
emif-asm-offsets.c into assembly code and then extracting the relevant
data as is done for the generated platform asm-offsets.h files.
Acked-by: Tony Lindgren <tony@atomide.com>
Acked-by: Russell King <rmk+kernel@armlinux.org.uk>
Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@oracle.com>
2015-06-18 03:52:10 +08:00
|
|
|
config TI_EMIF_SRAM
|
|
|
|
|
tristate "Texas Instruments EMIF SRAM driver"
|
2020-12-04 07:08:14 +08:00
|
|
|
depends on SOC_AM33XX || SOC_AM43XX || (ARM && CPU_V7 && COMPILE_TEST)
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on SRAM
|
memory: ti-emif-sram: introduce relocatable suspend/resume handlers
Certain SoCs like Texas Instruments AM335x and AM437x require parts
of the EMIF PM code to run late in the suspend sequence from SRAM,
such as saving and restoring the EMIF context and placing the memory
into self-refresh.
One requirement for these SoCs to suspend and enter its lowest power
mode, called DeepSleep0, is that the PER power domain must be shut off.
Because the EMIF (DDR Controller) resides within this power domain, it
will lose context during a suspend operation, so we must save it so we
can restore once we resume. However, we cannot execute this code from
external memory, as it is not available at this point, so the code must
be executed late in the suspend path from SRAM.
This patch introduces a ti-emif-sram driver that includes several
functions written in ARM ASM that are relocatable so the PM SRAM
code can use them. It also allocates a region of writable SRAM to
be used by the code running in the executable region of SRAM to save
and restore the EMIF context. It can export a table containing the
absolute addresses of the available PM functions so that other SRAM
code can branch to them. This code is required for suspend/resume on
AM335x and AM437x to work.
In addition to this, to be able to share data structures between C and
the ti-emif-sram-pm assembly code, we can automatically generate all of
the C struct member offsets and sizes as macros by processing
emif-asm-offsets.c into assembly code and then extracting the relevant
data as is done for the generated platform asm-offsets.h files.
Acked-by: Tony Lindgren <tony@atomide.com>
Acked-by: Russell King <rmk+kernel@armlinux.org.uk>
Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@oracle.com>
2015-06-18 03:52:10 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the EMIF module available on Texas Instruments
|
|
|
|
|
AM33XX and AM43XX SoCs and is required for PM. Certain parts of
|
|
|
|
|
the EMIF PM code must run from on-chip SRAM late in the suspend
|
|
|
|
|
sequence so this driver provides several relocatable PM functions
|
|
|
|
|
for the SoC PM code to use.
|
|
|
|
|
|
2021-01-07 12:37:14 +08:00
|
|
|
config FPGA_DFL_EMIF
|
|
|
|
|
tristate "FPGA DFL EMIF Driver"
|
|
|
|
|
depends on FPGA_DFL && HAS_IOMEM
|
|
|
|
|
help
|
|
|
|
|
This driver is for the EMIF private feature implemented under
|
|
|
|
|
FPGA Device Feature List (DFL) framework. It is used to expose
|
|
|
|
|
memory interface status information as well as memory clearing
|
|
|
|
|
control.
|
|
|
|
|
|
2013-04-24 03:21:26 +08:00
|
|
|
config MVEBU_DEVBUS
|
|
|
|
|
bool "Marvell EBU Device Bus Controller"
|
2020-07-24 15:40:15 +08:00
|
|
|
default y if PLAT_ORION
|
|
|
|
|
depends on PLAT_ORION || COMPILE_TEST
|
|
|
|
|
depends on OF
|
2013-04-24 03:21:26 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the Device Bus controller available in some
|
|
|
|
|
Marvell EBU SoCs such as Discovery (mv78xx0), Orion (88f5xxx) and
|
|
|
|
|
Armada 370 and Armada XP. This controller allows to handle flash
|
|
|
|
|
devices such as NOR, NAND, SRAM, and FPGA.
|
|
|
|
|
|
2014-07-03 07:52:11 +08:00
|
|
|
config FSL_CORENET_CF
|
|
|
|
|
tristate "Freescale CoreNet Error Reporting"
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on FSL_SOC_BOOKE || COMPILE_TEST
|
2014-07-03 07:52:11 +08:00
|
|
|
help
|
|
|
|
|
Say Y for reporting of errors from the Freescale CoreNet
|
|
|
|
|
Coherency Fabric. Errors reported include accesses to
|
|
|
|
|
physical addresses that mapped by no local access window
|
|
|
|
|
(LAW) or an invalid LAW, as well as bad cache state that
|
|
|
|
|
represents a coherency violation.
|
|
|
|
|
|
2014-02-20 06:46:40 +08:00
|
|
|
config FSL_IFC
|
2020-07-24 15:40:15 +08:00
|
|
|
bool "Freescale IFC driver" if COMPILE_TEST
|
2018-07-10 04:09:37 +08:00
|
|
|
depends on FSL_SOC || ARCH_LAYERSCAPE || SOC_LS1021A || COMPILE_TEST
|
|
|
|
|
depends on HAS_IOMEM
|
2014-02-20 06:46:40 +08:00
|
|
|
|
2015-03-09 22:29:04 +08:00
|
|
|
config JZ4780_NEMC
|
|
|
|
|
bool "Ingenic JZ4780 SoC NEMC driver"
|
2019-06-04 22:30:16 +08:00
|
|
|
depends on MIPS || COMPILE_TEST
|
2018-07-25 17:19:28 +08:00
|
|
|
depends on HAS_IOMEM && OF
|
2015-03-09 22:29:04 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the NAND/External Memory Controller (NEMC) in
|
|
|
|
|
the Ingenic JZ4780. This controller is used to handle external
|
|
|
|
|
memory devices such as NAND and SRAM.
|
|
|
|
|
|
2016-02-23 01:20:49 +08:00
|
|
|
config MTK_SMI
|
2021-01-26 14:00:55 +08:00
|
|
|
tristate "MediaTek SoC Memory Controller driver" if COMPILE_TEST
|
2016-02-23 01:20:49 +08:00
|
|
|
depends on ARCH_MEDIATEK || COMPILE_TEST
|
|
|
|
|
help
|
|
|
|
|
This driver is for the Memory Controller module in MediaTek SoCs,
|
|
|
|
|
mainly help enable/disable iommu and control the power domain and
|
|
|
|
|
clocks for each local arbiter.
|
|
|
|
|
|
2016-10-31 22:45:34 +08:00
|
|
|
config DA8XX_DDRCTL
|
|
|
|
|
bool "Texas Instruments da8xx DDR2/mDDR driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on ARCH_DAVINCI_DA8XX || COMPILE_TEST
|
2016-10-31 22:45:34 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the DDR2/mDDR Memory Controller present on
|
|
|
|
|
Texas Instruments da8xx SoCs. It's used to tweak various memory
|
|
|
|
|
controller configuration options.
|
|
|
|
|
|
2018-12-06 20:47:34 +08:00
|
|
|
config PL353_SMC
|
|
|
|
|
tristate "ARM PL35X Static Memory Controller(SMC) driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
default y if ARM
|
2020-10-30 03:33:57 +08:00
|
|
|
depends on ARM || COMPILE_TEST
|
|
|
|
|
depends on ARM_AMBA
|
2018-12-06 20:47:34 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the ARM PL351/PL353 Static Memory
|
|
|
|
|
Controller(SMC) module.
|
|
|
|
|
|
2020-06-17 04:03:48 +08:00
|
|
|
config RENESAS_RPCIF
|
|
|
|
|
tristate "Renesas RPC-IF driver"
|
2020-07-24 15:40:15 +08:00
|
|
|
depends on ARCH_RENESAS || COMPILE_TEST
|
2020-06-17 04:03:48 +08:00
|
|
|
select REGMAP_MMIO
|
2021-10-05 23:29:22 +08:00
|
|
|
select RESET_CONTROLLER
|
2020-06-17 04:03:48 +08:00
|
|
|
help
|
2021-01-02 19:54:10 +08:00
|
|
|
This supports Renesas R-Car Gen3 or RZ/G2 RPC-IF which provides
|
|
|
|
|
either SPI host or HyperFlash. You'll have to select individual
|
|
|
|
|
components under the corresponding menu.
|
2020-06-17 04:03:48 +08:00
|
|
|
|
2020-06-12 23:22:40 +08:00
|
|
|
config STM32_FMC2_EBI
|
|
|
|
|
tristate "Support for FMC2 External Bus Interface on STM32MP SoCs"
|
|
|
|
|
depends on MACH_STM32MP157 || COMPILE_TEST
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
help
|
|
|
|
|
Select this option to enable the STM32 FMC2 External Bus Interface
|
|
|
|
|
controller. This driver configures the transactions with external
|
|
|
|
|
devices (like SRAM, ethernet adapters, FPGAs, LCD displays, ...) on
|
|
|
|
|
SOCs containing the FMC2 External Bus Interface.
|
|
|
|
|
|
2016-04-11 15:42:24 +08:00
|
|
|
source "drivers/memory/samsung/Kconfig"
|
2014-04-16 15:24:44 +08:00
|
|
|
source "drivers/memory/tegra/Kconfig"
|
|
|
|
|
|
2012-04-27 20:24:05 +08:00
|
|
|
endif
|
