2017-12-26 03:54:32 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
//
|
|
|
|
|
// Copyright 2007 Simtec Electronics
|
|
|
|
|
// Ben Dooks <ben@simtec.co.uk>
|
|
|
|
|
//
|
|
|
|
|
// http://armlinux.simtec.co.uk/
|
2008-07-03 18:24:29 +08:00
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
|
#include <linux/list.h>
|
|
|
|
|
#include <linux/timer.h>
|
|
|
|
|
#include <linux/init.h>
|
2009-05-14 05:52:24 +08:00
|
|
|
#include <linux/gpio.h>
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
#include <linux/gpio/machine.h>
|
2011-04-23 04:03:21 +08:00
|
|
|
#include <linux/syscore_ops.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
#include <linux/serial_core.h>
|
2014-02-14 09:32:45 +08:00
|
|
|
#include <linux/serial_s3c.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
#include <linux/platform_device.h>
|
2008-07-03 18:24:35 +08:00
|
|
|
#include <linux/i2c.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2008-07-03 18:24:33 +08:00
|
|
|
#include <video/ili9320.h>
|
|
|
|
|
|
2008-07-03 18:24:32 +08:00
|
|
|
#include <linux/spi/spi.h>
|
2011-06-28 20:49:13 +08:00
|
|
|
#include <linux/spi/spi_gpio.h>
|
2008-07-03 18:24:32 +08:00
|
|
|
|
2008-07-03 18:24:29 +08:00
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
|
#include <asm/mach/irq.h>
|
|
|
|
|
|
2012-08-24 21:22:12 +08:00
|
|
|
#include <linux/platform_data/mtd-nand-s3c2410.h>
|
|
|
|
|
#include <linux/platform_data/i2c-s3c2410.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2019-09-03 00:37:30 +08:00
|
|
|
#include "hardware-s3c24xx.h"
|
|
|
|
|
#include "regs-gpio.h"
|
2019-09-03 04:33:24 +08:00
|
|
|
#include <linux/platform_data/fb-s3c2410.h>
|
2019-09-03 00:37:30 +08:00
|
|
|
#include "gpio-samsung.h"
|
2008-07-03 18:24:29 +08:00
|
|
|
|
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
|
|
|
|
|
|
#include <linux/mtd/mtd.h>
|
2017-08-04 23:29:10 +08:00
|
|
|
#include <linux/mtd/rawnand.h>
|
2020-09-30 07:01:15 +08:00
|
|
|
#include <linux/mtd/nand-ecc-sw-hamming.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
#include <linux/mtd/partitions.h>
|
|
|
|
|
|
2019-09-03 00:37:30 +08:00
|
|
|
#include "gpio-cfg.h"
|
|
|
|
|
#include "devs.h"
|
|
|
|
|
#include "cpu.h"
|
|
|
|
|
#include "pm.h"
|
2012-08-24 21:22:12 +08:00
|
|
|
#include <linux/platform_data/usb-s3c2410_udc.h>
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2019-09-02 23:47:55 +08:00
|
|
|
#include "s3c24xx.h"
|
2013-02-02 13:49:35 +08:00
|
|
|
#include "s3c2412-power.h"
|
|
|
|
|
|
2008-07-03 18:24:29 +08:00
|
|
|
static struct map_desc jive_iodesc[] __initdata = {
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define UCON S3C2410_UCON_DEFAULT
|
|
|
|
|
#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE
|
|
|
|
|
#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
|
|
|
|
|
|
|
|
|
|
static struct s3c2410_uartcfg jive_uartcfgs[] = {
|
|
|
|
|
[0] = {
|
|
|
|
|
.hwport = 0,
|
|
|
|
|
.flags = 0,
|
|
|
|
|
.ucon = UCON,
|
|
|
|
|
.ulcon = ULCON,
|
|
|
|
|
.ufcon = UFCON,
|
|
|
|
|
},
|
|
|
|
|
[1] = {
|
|
|
|
|
.hwport = 1,
|
|
|
|
|
.flags = 0,
|
|
|
|
|
.ucon = UCON,
|
|
|
|
|
.ulcon = ULCON,
|
|
|
|
|
.ufcon = UFCON,
|
|
|
|
|
},
|
|
|
|
|
[2] = {
|
|
|
|
|
.hwport = 2,
|
|
|
|
|
.flags = 0,
|
|
|
|
|
.ucon = UCON,
|
|
|
|
|
.ulcon = ULCON,
|
|
|
|
|
.ufcon = UFCON,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Jive flash assignment
|
|
|
|
|
*
|
|
|
|
|
* 0x00000000-0x00028000 : uboot
|
|
|
|
|
* 0x00028000-0x0002c000 : uboot env
|
|
|
|
|
* 0x0002c000-0x00030000 : spare
|
|
|
|
|
* 0x00030000-0x00200000 : zimage A
|
|
|
|
|
* 0x00200000-0x01600000 : cramfs A
|
|
|
|
|
* 0x01600000-0x017d0000 : zimage B
|
|
|
|
|
* 0x017d0000-0x02bd0000 : cramfs B
|
|
|
|
|
* 0x02bd0000-0x03fd0000 : yaffs
|
|
|
|
|
*/
|
2009-09-28 18:59:49 +08:00
|
|
|
static struct mtd_partition __initdata jive_imageA_nand_part[] = {
|
2008-07-03 18:24:29 +08:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_MACH_JIVE_SHOW_BOOTLOADER
|
|
|
|
|
/* Don't allow access to the bootloader from linux */
|
|
|
|
|
{
|
|
|
|
|
.name = "uboot",
|
|
|
|
|
.offset = 0,
|
|
|
|
|
.size = (160 * SZ_1K),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* spare */
|
|
|
|
|
{
|
|
|
|
|
.name = "spare",
|
|
|
|
|
.offset = (176 * SZ_1K),
|
|
|
|
|
.size = (16 * SZ_1K),
|
|
|
|
|
},
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* booted images */
|
|
|
|
|
{
|
|
|
|
|
.name = "kernel (ro)",
|
|
|
|
|
.offset = (192 * SZ_1K),
|
|
|
|
|
.size = (SZ_2M) - (192 * SZ_1K),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
}, {
|
|
|
|
|
.name = "root (ro)",
|
|
|
|
|
.offset = (SZ_2M),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* yaffs */
|
|
|
|
|
{
|
|
|
|
|
.name = "yaffs",
|
|
|
|
|
.offset = (44 * SZ_1M),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* bootloader environment */
|
|
|
|
|
{
|
|
|
|
|
.name = "env",
|
|
|
|
|
.offset = (160 * SZ_1K),
|
|
|
|
|
.size = (16 * SZ_1K),
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* upgrade images */
|
|
|
|
|
{
|
|
|
|
|
.name = "zimage",
|
|
|
|
|
.offset = (22 * SZ_1M),
|
|
|
|
|
.size = (2 * SZ_1M) - (192 * SZ_1K),
|
|
|
|
|
}, {
|
|
|
|
|
.name = "cramfs",
|
|
|
|
|
.offset = (24 * SZ_1M) - (192*SZ_1K),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
2009-09-28 18:59:49 +08:00
|
|
|
static struct mtd_partition __initdata jive_imageB_nand_part[] = {
|
2008-07-03 18:24:29 +08:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_MACH_JIVE_SHOW_BOOTLOADER
|
|
|
|
|
/* Don't allow access to the bootloader from linux */
|
|
|
|
|
{
|
|
|
|
|
.name = "uboot",
|
|
|
|
|
.offset = 0,
|
|
|
|
|
.size = (160 * SZ_1K),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* spare */
|
|
|
|
|
{
|
|
|
|
|
.name = "spare",
|
|
|
|
|
.offset = (176 * SZ_1K),
|
|
|
|
|
.size = (16 * SZ_1K),
|
|
|
|
|
},
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* booted images */
|
|
|
|
|
{
|
|
|
|
|
.name = "kernel (ro)",
|
|
|
|
|
.offset = (22 * SZ_1M),
|
|
|
|
|
.size = (2 * SZ_1M) - (192 * SZ_1K),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.name = "root (ro)",
|
|
|
|
|
.offset = (24 * SZ_1M) - (192 * SZ_1K),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* yaffs */
|
|
|
|
|
{
|
|
|
|
|
.name = "yaffs",
|
|
|
|
|
.offset = (44 * SZ_1M),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* bootloader environment */
|
|
|
|
|
{
|
|
|
|
|
.name = "env",
|
|
|
|
|
.offset = (160 * SZ_1K),
|
|
|
|
|
.size = (16 * SZ_1K),
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* upgrade images */
|
|
|
|
|
{
|
|
|
|
|
.name = "zimage",
|
|
|
|
|
.offset = (192 * SZ_1K),
|
|
|
|
|
.size = (2 * SZ_1M) - (192 * SZ_1K),
|
|
|
|
|
}, {
|
|
|
|
|
.name = "cramfs",
|
|
|
|
|
.offset = (2 * SZ_1M),
|
|
|
|
|
.size = (20 * SZ_1M),
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
2009-09-28 18:59:49 +08:00
|
|
|
static struct s3c2410_nand_set __initdata jive_nand_sets[] = {
|
2008-07-03 18:24:29 +08:00
|
|
|
[0] = {
|
|
|
|
|
.name = "flash",
|
|
|
|
|
.nr_chips = 1,
|
|
|
|
|
.nr_partitions = ARRAY_SIZE(jive_imageA_nand_part),
|
|
|
|
|
.partitions = jive_imageA_nand_part,
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
2009-09-28 18:59:49 +08:00
|
|
|
static struct s3c2410_platform_nand __initdata jive_nand_info = {
|
2008-07-03 18:24:29 +08:00
|
|
|
/* set taken from osiris nand timings, possibly still conservative */
|
|
|
|
|
.tacls = 30,
|
|
|
|
|
.twrph0 = 55,
|
|
|
|
|
.twrph1 = 40,
|
|
|
|
|
.sets = jive_nand_sets,
|
|
|
|
|
.nr_sets = ARRAY_SIZE(jive_nand_sets),
|
2020-08-27 16:51:58 +08:00
|
|
|
.engine_type = NAND_ECC_ENGINE_TYPE_SOFT,
|
2008-07-03 18:24:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int __init jive_mtdset(char *options)
|
|
|
|
|
{
|
|
|
|
|
struct s3c2410_nand_set *nand = &jive_nand_sets[0];
|
|
|
|
|
unsigned long set;
|
|
|
|
|
|
|
|
|
|
if (options == NULL || options[0] == '\0')
|
|
|
|
|
return 0;
|
|
|
|
|
|
2014-08-09 05:23:57 +08:00
|
|
|
if (kstrtoul(options, 10, &set)) {
|
2008-07-03 18:24:29 +08:00
|
|
|
printk(KERN_ERR "failed to parse mtdset=%s\n", options);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
switch (set) {
|
|
|
|
|
case 1:
|
|
|
|
|
nand->nr_partitions = ARRAY_SIZE(jive_imageB_nand_part);
|
|
|
|
|
nand->partitions = jive_imageB_nand_part;
|
|
|
|
|
case 0:
|
|
|
|
|
/* this is already setup in the nand info */
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
printk(KERN_ERR "Unknown mtd set %ld specified,"
|
|
|
|
|
"using default.", set);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* parse the mtdset= option given to the kernel command line */
|
|
|
|
|
__setup("mtdset=", jive_mtdset);
|
|
|
|
|
|
2008-07-03 18:24:31 +08:00
|
|
|
/* LCD timing and setup */
|
|
|
|
|
|
|
|
|
|
#define LCD_XRES (240)
|
|
|
|
|
#define LCD_YRES (320)
|
|
|
|
|
#define LCD_LEFT_MARGIN (12)
|
|
|
|
|
#define LCD_RIGHT_MARGIN (12)
|
|
|
|
|
#define LCD_LOWER_MARGIN (12)
|
|
|
|
|
#define LCD_UPPER_MARGIN (12)
|
|
|
|
|
#define LCD_VSYNC (2)
|
|
|
|
|
#define LCD_HSYNC (2)
|
|
|
|
|
|
|
|
|
|
#define LCD_REFRESH (60)
|
|
|
|
|
|
|
|
|
|
#define LCD_HTOT (LCD_HSYNC + LCD_LEFT_MARGIN + LCD_XRES + LCD_RIGHT_MARGIN)
|
|
|
|
|
#define LCD_VTOT (LCD_VSYNC + LCD_LOWER_MARGIN + LCD_YRES + LCD_UPPER_MARGIN)
|
|
|
|
|
|
2009-04-17 19:36:45 +08:00
|
|
|
static struct s3c2410fb_display jive_vgg2432a4_display[] = {
|
2008-07-03 18:24:31 +08:00
|
|
|
[0] = {
|
|
|
|
|
.width = LCD_XRES,
|
|
|
|
|
.height = LCD_YRES,
|
|
|
|
|
.xres = LCD_XRES,
|
|
|
|
|
.yres = LCD_YRES,
|
|
|
|
|
.left_margin = LCD_LEFT_MARGIN,
|
|
|
|
|
.right_margin = LCD_RIGHT_MARGIN,
|
|
|
|
|
.upper_margin = LCD_UPPER_MARGIN,
|
|
|
|
|
.lower_margin = LCD_LOWER_MARGIN,
|
|
|
|
|
.hsync_len = LCD_HSYNC,
|
|
|
|
|
.vsync_len = LCD_VSYNC,
|
|
|
|
|
|
|
|
|
|
.pixclock = (1000000000000LL /
|
|
|
|
|
(LCD_REFRESH * LCD_HTOT * LCD_VTOT)),
|
|
|
|
|
|
|
|
|
|
.bpp = 16,
|
|
|
|
|
.type = (S3C2410_LCDCON1_TFT16BPP |
|
|
|
|
|
S3C2410_LCDCON1_TFT),
|
|
|
|
|
|
|
|
|
|
.lcdcon5 = (S3C2410_LCDCON5_FRM565 |
|
|
|
|
|
S3C2410_LCDCON5_INVVLINE |
|
|
|
|
|
S3C2410_LCDCON5_INVVFRAME |
|
|
|
|
|
S3C2410_LCDCON5_INVVDEN |
|
|
|
|
|
S3C2410_LCDCON5_PWREN),
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* todo - put into gpio header */
|
|
|
|
|
|
|
|
|
|
#define S3C2410_GPCCON_MASK(x) (3 << ((x) * 2))
|
|
|
|
|
#define S3C2410_GPDCON_MASK(x) (3 << ((x) * 2))
|
|
|
|
|
|
2009-04-17 19:36:45 +08:00
|
|
|
static struct s3c2410fb_mach_info jive_lcd_config = {
|
2008-07-03 18:24:31 +08:00
|
|
|
.displays = jive_vgg2432a4_display,
|
|
|
|
|
.num_displays = ARRAY_SIZE(jive_vgg2432a4_display),
|
|
|
|
|
.default_display = 0,
|
|
|
|
|
|
|
|
|
|
/* Enable VD[2..7], VD[10..15], VD[18..23] and VCLK, syncs, VDEN
|
|
|
|
|
* and disable the pull down resistors on pins we are using for LCD
|
|
|
|
|
* data. */
|
|
|
|
|
|
|
|
|
|
.gpcup = (0xf << 1) | (0x3f << 10),
|
2019-09-03 04:33:24 +08:00
|
|
|
.gpcup_reg = S3C2410_GPCUP,
|
2008-07-03 18:24:31 +08:00
|
|
|
|
|
|
|
|
.gpccon = (S3C2410_GPC1_VCLK | S3C2410_GPC2_VLINE |
|
|
|
|
|
S3C2410_GPC3_VFRAME | S3C2410_GPC4_VM |
|
|
|
|
|
S3C2410_GPC10_VD2 | S3C2410_GPC11_VD3 |
|
|
|
|
|
S3C2410_GPC12_VD4 | S3C2410_GPC13_VD5 |
|
|
|
|
|
S3C2410_GPC14_VD6 | S3C2410_GPC15_VD7),
|
|
|
|
|
|
|
|
|
|
.gpccon_mask = (S3C2410_GPCCON_MASK(1) | S3C2410_GPCCON_MASK(2) |
|
|
|
|
|
S3C2410_GPCCON_MASK(3) | S3C2410_GPCCON_MASK(4) |
|
|
|
|
|
S3C2410_GPCCON_MASK(10) | S3C2410_GPCCON_MASK(11) |
|
|
|
|
|
S3C2410_GPCCON_MASK(12) | S3C2410_GPCCON_MASK(13) |
|
|
|
|
|
S3C2410_GPCCON_MASK(14) | S3C2410_GPCCON_MASK(15)),
|
|
|
|
|
|
2019-09-03 04:33:24 +08:00
|
|
|
.gpccon_reg = S3C2410_GPCCON,
|
|
|
|
|
|
2008-07-03 18:24:31 +08:00
|
|
|
.gpdup = (0x3f << 2) | (0x3f << 10),
|
|
|
|
|
|
2019-09-03 04:33:24 +08:00
|
|
|
.gpdup_reg = S3C2410_GPDUP,
|
|
|
|
|
|
2008-07-03 18:24:31 +08:00
|
|
|
.gpdcon = (S3C2410_GPD2_VD10 | S3C2410_GPD3_VD11 |
|
|
|
|
|
S3C2410_GPD4_VD12 | S3C2410_GPD5_VD13 |
|
|
|
|
|
S3C2410_GPD6_VD14 | S3C2410_GPD7_VD15 |
|
|
|
|
|
S3C2410_GPD10_VD18 | S3C2410_GPD11_VD19 |
|
|
|
|
|
S3C2410_GPD12_VD20 | S3C2410_GPD13_VD21 |
|
|
|
|
|
S3C2410_GPD14_VD22 | S3C2410_GPD15_VD23),
|
|
|
|
|
|
|
|
|
|
.gpdcon_mask = (S3C2410_GPDCON_MASK(2) | S3C2410_GPDCON_MASK(3) |
|
|
|
|
|
S3C2410_GPDCON_MASK(4) | S3C2410_GPDCON_MASK(5) |
|
|
|
|
|
S3C2410_GPDCON_MASK(6) | S3C2410_GPDCON_MASK(7) |
|
|
|
|
|
S3C2410_GPDCON_MASK(10) | S3C2410_GPDCON_MASK(11)|
|
|
|
|
|
S3C2410_GPDCON_MASK(12) | S3C2410_GPDCON_MASK(13)|
|
|
|
|
|
S3C2410_GPDCON_MASK(14) | S3C2410_GPDCON_MASK(15)),
|
2019-09-03 04:33:24 +08:00
|
|
|
|
|
|
|
|
.gpdcon_reg = S3C2410_GPDCON,
|
2008-07-03 18:24:31 +08:00
|
|
|
};
|
|
|
|
|
|
2008-07-03 18:24:33 +08:00
|
|
|
/* ILI9320 support. */
|
|
|
|
|
|
|
|
|
|
static void jive_lcm_reset(unsigned int set)
|
|
|
|
|
{
|
|
|
|
|
printk(KERN_DEBUG "%s(%d)\n", __func__, set);
|
|
|
|
|
|
2010-05-04 10:30:42 +08:00
|
|
|
gpio_set_value(S3C2410_GPG(13), set);
|
2008-07-03 18:24:33 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#undef LCD_UPPER_MARGIN
|
|
|
|
|
#define LCD_UPPER_MARGIN 2
|
|
|
|
|
|
|
|
|
|
static struct ili9320_platdata jive_lcm_config = {
|
|
|
|
|
.hsize = LCD_XRES,
|
|
|
|
|
.vsize = LCD_YRES,
|
|
|
|
|
|
|
|
|
|
.reset = jive_lcm_reset,
|
|
|
|
|
.suspend = ILI9320_SUSPEND_DEEP,
|
|
|
|
|
|
|
|
|
|
.entry_mode = ILI9320_ENTRYMODE_ID(3) | ILI9320_ENTRYMODE_BGR,
|
|
|
|
|
.display2 = (ILI9320_DISPLAY2_FP(LCD_UPPER_MARGIN) |
|
|
|
|
|
ILI9320_DISPLAY2_BP(LCD_LOWER_MARGIN)),
|
|
|
|
|
.display3 = 0x0,
|
|
|
|
|
.display4 = 0x0,
|
|
|
|
|
.rgb_if1 = (ILI9320_RGBIF1_RIM_RGB18 |
|
|
|
|
|
ILI9320_RGBIF1_RM | ILI9320_RGBIF1_CLK_RGBIF),
|
|
|
|
|
.rgb_if2 = ILI9320_RGBIF2_DPL,
|
|
|
|
|
.interface2 = 0x0,
|
|
|
|
|
.interface3 = 0x3,
|
|
|
|
|
.interface4 = (ILI9320_INTERFACE4_RTNE(16) |
|
|
|
|
|
ILI9320_INTERFACE4_DIVE(1)),
|
|
|
|
|
.interface5 = 0x0,
|
|
|
|
|
.interface6 = 0x0,
|
|
|
|
|
};
|
|
|
|
|
|
2008-07-03 18:24:32 +08:00
|
|
|
/* LCD SPI support */
|
|
|
|
|
|
2011-06-28 20:49:13 +08:00
|
|
|
static struct spi_gpio_platform_data jive_lcd_spi = {
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
.num_chipselect = 1,
|
2008-07-03 18:24:32 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device jive_device_lcdspi = {
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
.name = "spi_gpio",
|
2008-07-03 18:24:32 +08:00
|
|
|
.id = 1,
|
|
|
|
|
.dev.platform_data = &jive_lcd_spi,
|
|
|
|
|
};
|
|
|
|
|
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
static struct gpiod_lookup_table jive_lcdspi_gpiod_table = {
|
|
|
|
|
.dev_id = "spi_gpio",
|
|
|
|
|
.table = {
|
|
|
|
|
GPIO_LOOKUP("GPIOG", 8,
|
|
|
|
|
"sck", GPIO_ACTIVE_HIGH),
|
|
|
|
|
GPIO_LOOKUP("GPIOB", 8,
|
|
|
|
|
"mosi", GPIO_ACTIVE_HIGH),
|
|
|
|
|
GPIO_LOOKUP("GPIOB", 7,
|
|
|
|
|
"cs", GPIO_ACTIVE_HIGH),
|
|
|
|
|
{ },
|
|
|
|
|
},
|
|
|
|
|
};
|
2008-07-03 18:24:34 +08:00
|
|
|
|
2011-06-28 20:49:13 +08:00
|
|
|
/* WM8750 audio code SPI definition */
|
2008-07-03 18:24:34 +08:00
|
|
|
|
2011-06-28 20:49:13 +08:00
|
|
|
static struct spi_gpio_platform_data jive_wm8750_spi = {
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
.num_chipselect = 1,
|
2008-07-03 18:24:34 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device jive_device_wm8750 = {
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
.name = "spi_gpio",
|
2008-07-03 18:24:34 +08:00
|
|
|
.id = 2,
|
|
|
|
|
.dev.platform_data = &jive_wm8750_spi,
|
|
|
|
|
};
|
2008-07-03 18:24:32 +08:00
|
|
|
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
static struct gpiod_lookup_table jive_wm8750_gpiod_table = {
|
|
|
|
|
.dev_id = "spi_gpio",
|
|
|
|
|
.table = {
|
|
|
|
|
GPIO_LOOKUP("GPIOB", 4,
|
2018-04-23 19:57:00 +08:00
|
|
|
"sck", GPIO_ACTIVE_HIGH),
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
GPIO_LOOKUP("GPIOB", 9,
|
2018-04-23 19:57:00 +08:00
|
|
|
"mosi", GPIO_ACTIVE_HIGH),
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
GPIO_LOOKUP("GPIOH", 10,
|
|
|
|
|
"cs", GPIO_ACTIVE_HIGH),
|
|
|
|
|
{ },
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
2008-07-03 18:24:34 +08:00
|
|
|
/* JIVE SPI devices. */
|
2008-07-03 18:24:32 +08:00
|
|
|
|
|
|
|
|
static struct spi_board_info __initdata jive_spi_devs[] = {
|
|
|
|
|
[0] = {
|
|
|
|
|
.modalias = "VGG2432A4",
|
|
|
|
|
.bus_num = 1,
|
|
|
|
|
.chip_select = 0,
|
|
|
|
|
.mode = SPI_MODE_3, /* CPOL=1, CPHA=1 */
|
|
|
|
|
.max_speed_hz = 100000,
|
2008-07-03 18:24:33 +08:00
|
|
|
.platform_data = &jive_lcm_config,
|
2008-07-03 18:24:34 +08:00
|
|
|
}, {
|
|
|
|
|
.modalias = "WM8750",
|
|
|
|
|
.bus_num = 2,
|
|
|
|
|
.chip_select = 0,
|
|
|
|
|
.mode = SPI_MODE_0, /* CPOL=0, CPHA=0 */
|
|
|
|
|
.max_speed_hz = 100000,
|
2008-07-03 18:24:32 +08:00
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
2008-07-03 18:24:35 +08:00
|
|
|
/* I2C bus and device configuration. */
|
|
|
|
|
|
2008-11-01 00:14:40 +08:00
|
|
|
static struct s3c2410_platform_i2c jive_i2c_cfg __initdata = {
|
2009-03-13 21:53:46 +08:00
|
|
|
.frequency = 80 * 1000,
|
2008-07-03 18:24:35 +08:00
|
|
|
.flags = S3C_IICFLG_FILTER,
|
|
|
|
|
.sda_delay = 2,
|
|
|
|
|
};
|
|
|
|
|
|
2008-11-01 00:14:40 +08:00
|
|
|
static struct i2c_board_info jive_i2c_devs[] __initdata = {
|
2008-07-03 18:24:35 +08:00
|
|
|
[0] = {
|
|
|
|
|
I2C_BOARD_INFO("lis302dl", 0x1c),
|
|
|
|
|
.irq = IRQ_EINT14,
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* The platform devices being used. */
|
|
|
|
|
|
2008-07-03 18:24:29 +08:00
|
|
|
static struct platform_device *jive_devices[] __initdata = {
|
2009-11-23 08:13:39 +08:00
|
|
|
&s3c_device_ohci,
|
2008-07-03 18:24:29 +08:00
|
|
|
&s3c_device_rtc,
|
|
|
|
|
&s3c_device_wdt,
|
2008-11-01 00:14:40 +08:00
|
|
|
&s3c_device_i2c0,
|
2008-07-03 18:24:31 +08:00
|
|
|
&s3c_device_lcd,
|
2008-07-03 18:24:32 +08:00
|
|
|
&jive_device_lcdspi,
|
2008-07-03 18:24:34 +08:00
|
|
|
&jive_device_wm8750,
|
2008-07-03 18:24:29 +08:00
|
|
|
&s3c_device_nand,
|
|
|
|
|
&s3c_device_usbgadget,
|
2013-10-08 05:42:10 +08:00
|
|
|
&s3c2412_device_dma,
|
2008-07-03 18:24:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct s3c2410_udc_mach_info jive_udc_cfg __initdata = {
|
2009-05-18 05:32:23 +08:00
|
|
|
.vbus_pin = S3C2410_GPG(1), /* detect is on GPG1 */
|
2008-07-03 18:24:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Jive power management device */
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
2011-04-23 04:03:21 +08:00
|
|
|
static int jive_pm_suspend(void)
|
2008-07-03 18:24:29 +08:00
|
|
|
{
|
|
|
|
|
/* Write the magic value u-boot uses to check for resume into
|
|
|
|
|
* the INFORM0 register, and ensure INFORM1 is set to the
|
|
|
|
|
* correct address to resume from. */
|
|
|
|
|
|
|
|
|
|
__raw_writel(0x2BED, S3C2412_INFORM0);
|
2017-01-15 10:59:29 +08:00
|
|
|
__raw_writel(__pa_symbol(s3c_cpu_resume), S3C2412_INFORM1);
|
2008-07-03 18:24:29 +08:00
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2011-04-23 04:03:21 +08:00
|
|
|
static void jive_pm_resume(void)
|
2008-07-03 18:24:29 +08:00
|
|
|
{
|
|
|
|
|
__raw_writel(0x0, S3C2412_INFORM0);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
#define jive_pm_suspend NULL
|
|
|
|
|
#define jive_pm_resume NULL
|
|
|
|
|
#endif
|
|
|
|
|
|
2011-04-23 04:03:21 +08:00
|
|
|
static struct syscore_ops jive_pm_syscore_ops = {
|
2008-07-03 18:24:29 +08:00
|
|
|
.suspend = jive_pm_suspend,
|
|
|
|
|
.resume = jive_pm_resume,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void __init jive_map_io(void)
|
|
|
|
|
{
|
|
|
|
|
s3c24xx_init_io(jive_iodesc, ARRAY_SIZE(jive_iodesc));
|
|
|
|
|
s3c24xx_init_uarts(jive_uartcfgs, ARRAY_SIZE(jive_uartcfgs));
|
2020-08-21 04:42:03 +08:00
|
|
|
s3c24xx_set_timer_source(S3C24XX_PWM3, S3C24XX_PWM4);
|
2008-07-03 18:24:29 +08:00
|
|
|
}
|
|
|
|
|
|
2014-02-25 08:50:44 +08:00
|
|
|
static void __init jive_init_time(void)
|
|
|
|
|
{
|
|
|
|
|
s3c2412_init_clocks(12000000);
|
2020-08-21 04:42:03 +08:00
|
|
|
s3c24xx_timer_init();
|
2014-02-25 08:50:44 +08:00
|
|
|
}
|
|
|
|
|
|
2008-07-03 18:24:36 +08:00
|
|
|
static void jive_power_off(void)
|
|
|
|
|
{
|
|
|
|
|
printk(KERN_INFO "powering system down...\n");
|
|
|
|
|
|
2012-08-29 00:06:49 +08:00
|
|
|
gpio_request_one(S3C2410_GPC(5), GPIOF_OUT_INIT_HIGH, NULL);
|
|
|
|
|
gpio_free(S3C2410_GPC(5));
|
2008-07-03 18:24:36 +08:00
|
|
|
}
|
|
|
|
|
|
2008-07-03 18:24:29 +08:00
|
|
|
static void __init jive_machine_init(void)
|
|
|
|
|
{
|
2011-04-23 04:03:21 +08:00
|
|
|
/* register system core operations for managing low level suspend */
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2011-04-23 04:03:21 +08:00
|
|
|
register_syscore_ops(&jive_pm_syscore_ops);
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2008-07-03 18:24:30 +08:00
|
|
|
/* write our sleep configurations for the IO. Pull down all unused
|
|
|
|
|
* IO, ensure that we have turned off all peripherals we do not
|
|
|
|
|
* need, and configure the ones we do need. */
|
|
|
|
|
|
|
|
|
|
/* Port B sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_IN(0) |
|
|
|
|
|
S3C2412_SLPCON_PULL(1) |
|
|
|
|
|
S3C2412_SLPCON_HIGH(2) |
|
|
|
|
|
S3C2412_SLPCON_PULL(3) |
|
|
|
|
|
S3C2412_SLPCON_PULL(4) |
|
|
|
|
|
S3C2412_SLPCON_PULL(5) |
|
|
|
|
|
S3C2412_SLPCON_PULL(6) |
|
|
|
|
|
S3C2412_SLPCON_HIGH(7) |
|
|
|
|
|
S3C2412_SLPCON_PULL(8) |
|
|
|
|
|
S3C2412_SLPCON_PULL(9) |
|
|
|
|
|
S3C2412_SLPCON_PULL(10), S3C2412_GPBSLPCON);
|
|
|
|
|
|
|
|
|
|
/* Port C sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_PULL(0) |
|
|
|
|
|
S3C2412_SLPCON_PULL(1) |
|
|
|
|
|
S3C2412_SLPCON_PULL(2) |
|
|
|
|
|
S3C2412_SLPCON_PULL(3) |
|
|
|
|
|
S3C2412_SLPCON_PULL(4) |
|
|
|
|
|
S3C2412_SLPCON_PULL(5) |
|
|
|
|
|
S3C2412_SLPCON_LOW(6) |
|
|
|
|
|
S3C2412_SLPCON_PULL(6) |
|
|
|
|
|
S3C2412_SLPCON_PULL(7) |
|
|
|
|
|
S3C2412_SLPCON_PULL(8) |
|
|
|
|
|
S3C2412_SLPCON_PULL(9) |
|
|
|
|
|
S3C2412_SLPCON_PULL(10) |
|
|
|
|
|
S3C2412_SLPCON_PULL(11) |
|
|
|
|
|
S3C2412_SLPCON_PULL(12) |
|
|
|
|
|
S3C2412_SLPCON_PULL(13) |
|
|
|
|
|
S3C2412_SLPCON_PULL(14) |
|
|
|
|
|
S3C2412_SLPCON_PULL(15), S3C2412_GPCSLPCON);
|
|
|
|
|
|
|
|
|
|
/* Port D sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_ALL_PULL, S3C2412_GPDSLPCON);
|
|
|
|
|
|
|
|
|
|
/* Port F sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_LOW(0) |
|
|
|
|
|
S3C2412_SLPCON_LOW(1) |
|
|
|
|
|
S3C2412_SLPCON_LOW(2) |
|
|
|
|
|
S3C2412_SLPCON_EINT(3) |
|
|
|
|
|
S3C2412_SLPCON_EINT(4) |
|
|
|
|
|
S3C2412_SLPCON_EINT(5) |
|
|
|
|
|
S3C2412_SLPCON_EINT(6) |
|
|
|
|
|
S3C2412_SLPCON_EINT(7), S3C2412_GPFSLPCON);
|
|
|
|
|
|
|
|
|
|
/* Port G sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_IN(0) |
|
|
|
|
|
S3C2412_SLPCON_IN(1) |
|
|
|
|
|
S3C2412_SLPCON_IN(2) |
|
|
|
|
|
S3C2412_SLPCON_IN(3) |
|
|
|
|
|
S3C2412_SLPCON_IN(4) |
|
|
|
|
|
S3C2412_SLPCON_IN(5) |
|
|
|
|
|
S3C2412_SLPCON_IN(6) |
|
|
|
|
|
S3C2412_SLPCON_IN(7) |
|
|
|
|
|
S3C2412_SLPCON_PULL(8) |
|
|
|
|
|
S3C2412_SLPCON_PULL(9) |
|
|
|
|
|
S3C2412_SLPCON_IN(10) |
|
|
|
|
|
S3C2412_SLPCON_PULL(11) |
|
|
|
|
|
S3C2412_SLPCON_PULL(12) |
|
|
|
|
|
S3C2412_SLPCON_PULL(13) |
|
|
|
|
|
S3C2412_SLPCON_IN(14) |
|
|
|
|
|
S3C2412_SLPCON_PULL(15), S3C2412_GPGSLPCON);
|
|
|
|
|
|
|
|
|
|
/* Port H sleep */
|
|
|
|
|
|
|
|
|
|
__raw_writel(S3C2412_SLPCON_PULL(0) |
|
|
|
|
|
S3C2412_SLPCON_PULL(1) |
|
|
|
|
|
S3C2412_SLPCON_PULL(2) |
|
|
|
|
|
S3C2412_SLPCON_PULL(3) |
|
|
|
|
|
S3C2412_SLPCON_PULL(4) |
|
|
|
|
|
S3C2412_SLPCON_PULL(5) |
|
|
|
|
|
S3C2412_SLPCON_PULL(6) |
|
|
|
|
|
S3C2412_SLPCON_IN(7) |
|
|
|
|
|
S3C2412_SLPCON_IN(8) |
|
|
|
|
|
S3C2412_SLPCON_PULL(9) |
|
|
|
|
|
S3C2412_SLPCON_IN(10), S3C2412_GPHSLPCON);
|
|
|
|
|
|
|
|
|
|
/* initialise the power management now we've setup everything. */
|
|
|
|
|
|
2008-12-12 08:24:18 +08:00
|
|
|
s3c_pm_init();
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2009-09-28 18:59:49 +08:00
|
|
|
/** TODO - check that this is after the cmdline option! */
|
|
|
|
|
s3c_nand_set_platdata(&jive_nand_info);
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2010-05-04 10:30:42 +08:00
|
|
|
gpio_request(S3C2410_GPG(13), "lcm reset");
|
|
|
|
|
gpio_direction_output(S3C2410_GPG(13), 0);
|
2008-07-03 18:24:32 +08:00
|
|
|
|
2012-08-29 00:06:49 +08:00
|
|
|
gpio_request_one(S3C2410_GPB(6), GPIOF_OUT_INIT_LOW, NULL);
|
|
|
|
|
gpio_free(S3C2410_GPB(6));
|
2008-07-03 18:24:32 +08:00
|
|
|
|
2008-07-03 18:24:29 +08:00
|
|
|
/* Turn off suspend on both USB ports, and switch the
|
|
|
|
|
* selectable USB port to USB device mode. */
|
|
|
|
|
|
|
|
|
|
s3c2410_modify_misccr(S3C2410_MISCCR_USBHOST |
|
|
|
|
|
S3C2410_MISCCR_USBSUSPND0 |
|
|
|
|
|
S3C2410_MISCCR_USBSUSPND1, 0x0);
|
|
|
|
|
|
|
|
|
|
s3c24xx_udc_set_platdata(&jive_udc_cfg);
|
2008-07-03 18:24:31 +08:00
|
|
|
s3c24xx_fb_set_platdata(&jive_lcd_config);
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2008-07-03 18:24:32 +08:00
|
|
|
spi_register_board_info(jive_spi_devs, ARRAY_SIZE(jive_spi_devs));
|
|
|
|
|
|
2008-11-01 00:14:40 +08:00
|
|
|
s3c_i2c0_set_platdata(&jive_i2c_cfg);
|
2008-07-03 18:24:35 +08:00
|
|
|
i2c_register_board_info(0, jive_i2c_devs, ARRAY_SIZE(jive_i2c_devs));
|
|
|
|
|
|
2008-07-03 18:24:36 +08:00
|
|
|
pm_power_off = jive_power_off;
|
|
|
|
|
|
spi: spi-gpio: Rewrite to use GPIO descriptors
This converts the bit-banged GPIO SPI driver to looking up and
using GPIO descriptors to get a handle on GPIO lines for SCK,
MOSI, MISO and all CS lines.
All existing board files are converted in one go to keep it all
consistent. With these conversions I rarely find any interrim
steps that makes any sense.
Device tree probing and GPIO handling should work like before
also after this patch.
For board files, we stop using controller data to pass the GPIO
line for chip select, instead we pass this as a GPIO descriptor
lookup like everything else.
In some s3c24xx machines the names of the SPI devices were set to
"spi-gpio" rather than "spi_gpio" which can never have worked, I
fixed it working (I guess) as part of this patch set. Sometimes
I wonder how this code got upstream in the first place, it
obviously is not tested.
mach-s3c64xx/mach-smartq.c has the same problem and additionally
defines the *same* GPIO line for MOSI and MISO which is not going
to be accepted by gpiolib. As the lines were number 1,2,2 I assumed
it was a typo and use lines 1,2,3. A comment gives awat that line 0
is chip select though no actual SPI device is provided for the LCD
supposed to be on this bit-banged SPI bus. I left it intact instead
of just deleting the bus though.
Kill off board file code that try to initialize the SPI lines
to the same values that they will later be set by the spi_gpio
driver anyways. Given the huge number of weird things in these
board files I do not think this code is very tested or put in
with much afterthought anyways.
In order to assert that we do not get performance regressions on
this crucial bing-banged driver, a ran a script like this dumping the
Ilitek ILI9322 regmap 10000 times (it has no caching obviously) on
an otherwise idle system in two iterations before and after the
patches:
#!/bin/sh
for run in `seq 10000`
do
cat /debug/regmap/spi0.0/registers > /dev/null
done
Before the patch:
time test.sh
real 3m 41.03s
user 0m 29.41s
sys 3m 7.22s
time test.sh
real 3m 44.24s
user 0m 32.31s
sys 3m 7.60s
After the patch:
time test.sh
real 3m 41.32s
user 0m 28.92s
sys 3m 8.08s
time test.sh
real 3m 39.92s
user 0m 30.20s
sys 3m 5.56s
So any performance differences seems to be in the error margin.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Olof Johansson <olof@lixom.net>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-02-12 20:45:30 +08:00
|
|
|
gpiod_add_lookup_table(&jive_lcdspi_gpiod_table);
|
|
|
|
|
gpiod_add_lookup_table(&jive_wm8750_gpiod_table);
|
2008-07-03 18:24:29 +08:00
|
|
|
platform_add_devices(jive_devices, ARRAY_SIZE(jive_devices));
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
MACHINE_START(JIVE, "JIVE")
|
2010-05-07 08:24:05 +08:00
|
|
|
/* Maintainer: Ben Dooks <ben-linux@fluff.org> */
|
2011-07-06 10:38:17 +08:00
|
|
|
.atag_offset = 0x100,
|
2008-07-03 18:24:29 +08:00
|
|
|
|
2013-02-13 02:09:18 +08:00
|
|
|
.init_irq = s3c2412_init_irq,
|
2008-07-03 18:24:29 +08:00
|
|
|
.map_io = jive_map_io,
|
|
|
|
|
.init_machine = jive_machine_init,
|
2014-02-25 08:50:44 +08:00
|
|
|
.init_time = jive_init_time,
|
2008-07-03 18:24:29 +08:00
|
|
|
MACHINE_END
|
