2013-01-05 07:29:31 +08:00
|
|
|
/*
|
|
|
|
* Device Tree for the ST-Ericsson Nomadik 8815 STn8815 SoC
|
|
|
|
*/
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0x00000000 0x04000000>,
|
|
|
|
<0x08000000 0x04000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
L2: l2-cache {
|
|
|
|
compatible = "arm,l210-cache";
|
|
|
|
reg = <0x10210000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <30>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
mtu0 {
|
|
|
|
/* Nomadik system timer */
|
|
|
|
reg = <0x101e2000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
mtu1 {
|
|
|
|
/* Secondary timer */
|
|
|
|
reg = <0x101e3000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <5>;
|
|
|
|
};
|
|
|
|
|
|
|
|
amba {
|
|
|
|
compatible = "arm,amba-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
vica: intc@0x10140000 {
|
|
|
|
compatible = "arm,versatile-vic";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
reg = <0x10140000 0x20>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vicb: intc@0x10140020 {
|
|
|
|
compatible = "arm,versatile-vic";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
reg = <0x10140020 0x20>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart0: uart@101fd000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x101fd000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <12>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1: uart@101fb000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x101fb000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <17>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart2: uart@101f2000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x101f2000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <28>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2013-01-05 17:38:57 +08:00
|
|
|
|
|
|
|
rng: rng@101b0000 {
|
|
|
|
compatible = "arm,primecell";
|
|
|
|
reg = <0x101b0000 0x1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
rtc: rtc@101e8000 {
|
|
|
|
compatible = "arm,pl031", "arm,primecell";
|
|
|
|
reg = <0x101e8000 0x1000>;
|
|
|
|
interrupt-parent = <&vica>;
|
|
|
|
interrupts = <10>;
|
|
|
|
};
|
2013-01-05 07:29:31 +08:00
|
|
|
};
|
|
|
|
};
|