2012-04-17 02:27:51 +08:00
|
|
|
/*
|
|
|
|
|
* DTS file for all SPEAr1340 SoCs
|
|
|
|
|
*
|
2015-07-18 07:23:50 +08:00
|
|
|
* Copyright 2012 Viresh Kumar <vireshk@kernel.org>
|
2012-04-17 02:27:51 +08:00
|
|
|
*
|
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
|
*
|
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/include/ "spear13xx.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
compatible = "st,spear1340";
|
|
|
|
|
|
|
|
|
|
ahb {
|
2012-09-03 14:16:58 +08:00
|
|
|
|
|
|
|
|
spics: spics@e0700000{
|
|
|
|
|
compatible = "st,spear-spics-gpio";
|
|
|
|
|
reg = <0xe0700000 0x1000>;
|
|
|
|
|
st-spics,peripcfg-reg = <0x42c>;
|
|
|
|
|
st-spics,sw-enable-bit = <21>;
|
|
|
|
|
st-spics,cs-value-bit = <20>;
|
|
|
|
|
st-spics,cs-enable-mask = <3>;
|
|
|
|
|
st-spics,cs-enable-shift = <18>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2014-04-14 17:57:36 +08:00
|
|
|
miphy0: miphy@eb800000 {
|
|
|
|
|
compatible = "st,spear1340-miphy";
|
|
|
|
|
reg = <0xeb800000 0x4000>;
|
|
|
|
|
misc = <&misc>;
|
|
|
|
|
#phy-cells = <1>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ahci0: ahci@b1000000 {
|
2012-04-17 02:27:51 +08:00
|
|
|
compatible = "snps,spear-ahci";
|
|
|
|
|
reg = <0xb1000000 0x10000>;
|
|
|
|
|
interrupts = <0 72 0x4>;
|
2014-04-14 17:57:36 +08:00
|
|
|
phys = <&miphy0 0>;
|
|
|
|
|
phy-names = "sata-phy";
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pcie0: pcie@b1000000 {
|
|
|
|
|
compatible = "st,spear1340-pcie", "snps,dw-pcie";
|
2014-09-03 13:20:49 +08:00
|
|
|
reg = <0xb1000000 0x4000>, <0x80000000 0x20000>;
|
|
|
|
|
reg-names = "dbi", "config";
|
2014-04-14 17:57:36 +08:00
|
|
|
interrupts = <0 68 0x4>;
|
|
|
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
|
|
|
interrupt-map = <0x0 0 &gic 0 68 0x4>;
|
|
|
|
|
num-lanes = <1>;
|
|
|
|
|
phys = <&miphy0 1>;
|
|
|
|
|
phy-names = "pcie-phy";
|
|
|
|
|
#address-cells = <3>;
|
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
device_type = "pci";
|
2014-09-03 13:20:49 +08:00
|
|
|
ranges = <0x81000000 0 0 0x80020000 0 0x00010000 /* downstream I/O */
|
2014-04-14 17:57:36 +08:00
|
|
|
0x82000000 0 0x80030000 0xc0030000 0 0x0ffd0000>; /* non-prefetchable memory */
|
2017-07-27 05:09:39 +08:00
|
|
|
bus-range = <0x00 0xff>;
|
2012-04-17 02:27:51 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-10 20:01:01 +08:00
|
|
|
i2s-play@b2400000 {
|
|
|
|
|
compatible = "snps,designware-i2s";
|
|
|
|
|
reg = <0xb2400000 0x10000>;
|
|
|
|
|
interrupt-names = "play_irq";
|
|
|
|
|
interrupts = <0 98 0x4
|
|
|
|
|
0 99 0x4>;
|
|
|
|
|
play;
|
|
|
|
|
channel = <8>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2s-rec@b2000000 {
|
|
|
|
|
compatible = "snps,designware-i2s";
|
|
|
|
|
reg = <0xb2000000 0x10000>;
|
|
|
|
|
interrupt-names = "record_irq";
|
|
|
|
|
interrupts = <0 100 0x4
|
|
|
|
|
0 101 0x4>;
|
|
|
|
|
record;
|
|
|
|
|
channel = <8>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-10-27 17:51:39 +08:00
|
|
|
pinmux: pinmux@e0700000 {
|
|
|
|
|
compatible = "st,spear1340-pinmux";
|
|
|
|
|
reg = <0xe0700000 0x1000>;
|
2013-02-17 19:42:47 +08:00
|
|
|
#gpio-range-cells = <3>;
|
2012-10-27 17:51:39 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-10 20:01:01 +08:00
|
|
|
pwm: pwm@e0180000 {
|
|
|
|
|
compatible ="st,spear13xx-pwm";
|
|
|
|
|
reg = <0xe0180000 0x1000>;
|
|
|
|
|
#pwm-cells = <2>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spdif-in@d0100000 {
|
|
|
|
|
compatible = "st,spdif-in";
|
|
|
|
|
reg = < 0xd0100000 0x20000
|
|
|
|
|
0xd0110000 0x10000 >;
|
|
|
|
|
interrupts = <0 84 0x4>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spdif-out@d0000000 {
|
|
|
|
|
compatible = "st,spdif-out";
|
|
|
|
|
reg = <0xd0000000 0x20000>;
|
|
|
|
|
interrupts = <0 85 0x4>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2012-04-17 02:27:51 +08:00
|
|
|
spi1: spi@5d400000 {
|
|
|
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
|
|
|
reg = <0x5d400000 0x1000>;
|
2012-11-10 20:01:01 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-04-17 02:27:51 +08:00
|
|
|
interrupts = <0 99 0x4>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
apb {
|
|
|
|
|
i2c1: i2c@b4000000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "snps,designware-i2c";
|
|
|
|
|
reg = <0xb4000000 0x1000>;
|
|
|
|
|
interrupts = <0 104 0x4>;
|
2012-07-05 11:51:47 +08:00
|
|
|
write-16bit;
|
2012-04-17 02:27:51 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
serial@b4100000 {
|
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
|
reg = <0xb4100000 0x1000>;
|
|
|
|
|
interrupts = <0 105 0x4>;
|
|
|
|
|
status = "disabled";
|
2018-01-11 13:58:52 +08:00
|
|
|
dmas = <&dwdma0 12 0 1>,
|
|
|
|
|
<&dwdma0 13 1 0>;
|
2013-01-29 05:48:47 +08:00
|
|
|
dma-names = "tx", "rx";
|
2012-04-17 02:27:51 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
thermal@e07008c4 {
|
|
|
|
|
st,thermal-flags = <0x2a00>;
|
|
|
|
|
};
|
2012-10-27 17:51:39 +08:00
|
|
|
|
|
|
|
|
gpiopinctrl: gpio@e2800000 {
|
|
|
|
|
compatible = "st,spear-plgpio";
|
|
|
|
|
reg = <0xe2800000 0x1000>;
|
|
|
|
|
interrupts = <0 107 0x4>;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
2013-02-17 19:42:47 +08:00
|
|
|
gpio-ranges = <&pinmux 0 0 252>;
|
2012-10-27 17:51:39 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
|
|
st-plgpio,ngpio = <250>;
|
|
|
|
|
st-plgpio,wdata-reg = <0x40>;
|
|
|
|
|
st-plgpio,dir-reg = <0x00>;
|
|
|
|
|
st-plgpio,ie-reg = <0x80>;
|
|
|
|
|
st-plgpio,rdata-reg = <0x20>;
|
|
|
|
|
st-plgpio,mis-reg = <0xa0>;
|
|
|
|
|
st-plgpio,eit-reg = <0x60>;
|
|
|
|
|
};
|
2012-04-17 02:27:51 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
