2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2015-03-17 18:14:34 +08:00
|
|
|
#
|
|
|
|
# MediaTek SoC drivers
|
|
|
|
#
|
2017-10-05 11:17:49 +08:00
|
|
|
menu "MediaTek SoC drivers"
|
|
|
|
depends on ARCH_MEDIATEK || COMPILE_TEST
|
|
|
|
|
2018-11-29 11:37:09 +08:00
|
|
|
config MTK_CMDQ
|
|
|
|
tristate "MediaTek CMDQ Support"
|
|
|
|
depends on ARCH_MEDIATEK || COMPILE_TEST
|
|
|
|
select MAILBOX
|
|
|
|
select MTK_CMDQ_MBOX
|
|
|
|
select MTK_INFRACFG
|
|
|
|
help
|
|
|
|
Say yes here to add support for the MediaTek Command Queue (CMDQ)
|
|
|
|
driver. The CMDQ is used to help read/write registers with critical
|
|
|
|
time limitation, such as updating display configuration during the
|
|
|
|
vblank.
|
|
|
|
|
2020-10-15 11:20:39 +08:00
|
|
|
config MTK_DEVAPC
|
|
|
|
tristate "Mediatek Device APC Support"
|
|
|
|
help
|
|
|
|
Say yes here to enable support for Mediatek Device APC driver.
|
|
|
|
This driver is mainly used to handle the violation which catches
|
|
|
|
unexpected transaction.
|
|
|
|
The violation information is logged for further analysis or
|
|
|
|
countermeasures.
|
|
|
|
|
2015-06-24 14:17:02 +08:00
|
|
|
config MTK_INFRACFG
|
|
|
|
bool "MediaTek INFRACFG Support"
|
|
|
|
select REGMAP
|
|
|
|
help
|
|
|
|
Say yes here to add support for the MediaTek INFRACFG controller. The
|
|
|
|
INFRACFG controller contains various infrastructure registers not
|
|
|
|
directly associated to any device.
|
|
|
|
|
2015-03-17 18:14:34 +08:00
|
|
|
config MTK_PMIC_WRAP
|
|
|
|
tristate "MediaTek PMIC Wrapper Support"
|
2015-05-27 20:20:55 +08:00
|
|
|
depends on RESET_CONTROLLER
|
2022-07-30 20:48:33 +08:00
|
|
|
depends on OF
|
2015-03-17 18:14:34 +08:00
|
|
|
select REGMAP
|
|
|
|
help
|
|
|
|
Say yes here to add support for MediaTek PMIC Wrapper found
|
|
|
|
on different MediaTek SoCs. The PMIC wrapper is a proprietary
|
|
|
|
hardware to connect the PMIC.
|
2015-06-24 14:17:04 +08:00
|
|
|
|
2022-10-06 19:58:16 +08:00
|
|
|
config MTK_REGULATOR_COUPLER
|
|
|
|
bool "MediaTek SoC Regulator Coupler" if COMPILE_TEST
|
|
|
|
default ARCH_MEDIATEK
|
|
|
|
depends on REGULATOR
|
|
|
|
|
2020-03-26 01:31:21 +08:00
|
|
|
config MTK_MMSYS
|
2022-11-18 14:30:18 +08:00
|
|
|
tristate "MediaTek MMSYS Support"
|
2020-04-02 04:17:33 +08:00
|
|
|
default ARCH_MEDIATEK
|
2020-12-10 19:51:24 +08:00
|
|
|
depends on HAS_IOMEM
|
2023-04-03 17:33:04 +08:00
|
|
|
depends on MTK_CMDQ || MTK_CMDQ=n
|
2020-03-26 01:31:21 +08:00
|
|
|
help
|
|
|
|
Say yes here to add support for the MediaTek Multimedia
|
|
|
|
Subsystem (MMSYS).
|
|
|
|
|
2022-05-16 08:43:07 +08:00
|
|
|
config MTK_SVS
|
|
|
|
tristate "MediaTek Smart Voltage Scaling(SVS)"
|
2022-09-16 20:20:54 +08:00
|
|
|
depends on NVMEM_MTK_EFUSE && NVMEM
|
2022-05-16 08:43:07 +08:00
|
|
|
help
|
|
|
|
The Smart Voltage Scaling(SVS) engine is a piece of hardware
|
|
|
|
which has several controllers(banks) for calculating suitable
|
|
|
|
voltage to different power domains(CPU/GPU/CCI) according to
|
|
|
|
chip process corner, temperatures and other factors. Then DVFS
|
|
|
|
driver could apply SVS bank voltage to PMIC/Buck.
|
|
|
|
|
2023-12-22 16:07:38 +08:00
|
|
|
config MTK_SOCINFO
|
|
|
|
tristate "MediaTek SoC Information"
|
|
|
|
default y
|
|
|
|
depends on NVMEM_MTK_EFUSE
|
2024-02-08 01:42:41 +08:00
|
|
|
select SOC_BUS
|
2023-12-22 16:07:38 +08:00
|
|
|
help
|
|
|
|
The MediaTek SoC Information (mtk-socinfo) driver provides
|
|
|
|
information about the SoC to the userspace including the
|
|
|
|
manufacturer name, marketing name and soc name.
|
|
|
|
|
2017-10-05 11:17:49 +08:00
|
|
|
endmenu
|